JPH0480534B2 - - Google Patents

Info

Publication number
JPH0480534B2
JPH0480534B2 JP58047949A JP4794983A JPH0480534B2 JP H0480534 B2 JPH0480534 B2 JP H0480534B2 JP 58047949 A JP58047949 A JP 58047949A JP 4794983 A JP4794983 A JP 4794983A JP H0480534 B2 JPH0480534 B2 JP H0480534B2
Authority
JP
Japan
Prior art keywords
power supply
wiring
power
lsi
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58047949A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59175148A (ja
Inventor
Toshiaki Sakai
Kazumasa Nawata
Mitsuhisa Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4794983A priority Critical patent/JPS59175148A/ja
Publication of JPS59175148A publication Critical patent/JPS59175148A/ja
Publication of JPH0480534B2 publication Critical patent/JPH0480534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP4794983A 1983-03-24 1983-03-24 半導体装置 Granted JPS59175148A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4794983A JPS59175148A (ja) 1983-03-24 1983-03-24 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4794983A JPS59175148A (ja) 1983-03-24 1983-03-24 半導体装置

Publications (2)

Publication Number Publication Date
JPS59175148A JPS59175148A (ja) 1984-10-03
JPH0480534B2 true JPH0480534B2 (enrdf_load_stackoverflow) 1992-12-18

Family

ID=12789609

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4794983A Granted JPS59175148A (ja) 1983-03-24 1983-03-24 半導体装置

Country Status (1)

Country Link
JP (1) JPS59175148A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165086A (en) * 1985-02-20 1992-11-17 Hitachi, Ltd. Microprocessor chip using two-level metal lines technology
US5280450A (en) * 1990-05-14 1994-01-18 Hitachi, Ltd. High-speed semicondustor memory integrated circuit arrangement having power and signal lines with reduced resistance

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5420680A (en) * 1977-07-18 1979-02-16 Hitachi Ltd Large scale integrated circuit

Also Published As

Publication number Publication date
JPS59175148A (ja) 1984-10-03

Similar Documents

Publication Publication Date Title
US4021838A (en) Semiconductor integrated circuit devices
US5903050A (en) Semiconductor package having capacitive extension spokes and method for making the same
US5119169A (en) Semiconductor integrated circuit device
JPH0282552A (ja) 半導体集積回路
EP0220444B1 (en) Logic-circuit layout for large-scale integrated circuits
US20180323148A1 (en) Semiconductor device and io-cell
EP0074825A2 (en) Manufacture of integrated circuits by masterslice methods
US6114903A (en) Layout architecture for core I/O buffer
EP0219668B1 (en) Logic-circuit layout for large-scale integrated circuits
JPH04116951A (ja) 半導体集積回路
US6897555B1 (en) Integrated circuit package and method for a PBGA package having a multiplicity of staggered power ring segments for power connection to integrated circuit die
US8115325B2 (en) Semiconductor integrated circuit including plurality of bonding pads
US6591410B1 (en) Six-to-one signal/power ratio bump and trace pattern for flip chip design
JPH0480534B2 (enrdf_load_stackoverflow)
EP0827207B1 (en) Gate array LSI
US3689803A (en) Integrated circuit structure having a unique surface metallization layout
JPS62150844A (ja) 論理集積回路装置
US7429703B2 (en) Methods and apparatus for integrated circuit device power distribution via internal wire bonds
JP3025357B2 (ja) 半導体装置
JPS6146050A (ja) 半導体集積回路装置
JPS59132144A (ja) 半導体集積回路装置の製造方法
JPH02187050A (ja) 半導体集積回路装置
JPH0729978A (ja) 半導体集積回路
JPH0823029A (ja) 半導体集積回路装置及びその設計方法
EP0278065A2 (en) Semiconductor integrated circuit latch-up preventing apparatus