JPH0472654A - Package for integrated circuit use - Google Patents

Package for integrated circuit use

Info

Publication number
JPH0472654A
JPH0472654A JP18647390A JP18647390A JPH0472654A JP H0472654 A JPH0472654 A JP H0472654A JP 18647390 A JP18647390 A JP 18647390A JP 18647390 A JP18647390 A JP 18647390A JP H0472654 A JPH0472654 A JP H0472654A
Authority
JP
Japan
Prior art keywords
package
pins
integrated circuit
thickness
prevent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18647390A
Other languages
Japanese (ja)
Inventor
Akira Yamada
朗 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP18647390A priority Critical patent/JPH0472654A/en
Publication of JPH0472654A publication Critical patent/JPH0472654A/en
Pending legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To discriminate pins in a package and to prevent an erroneous wiring operation by a method wherein the thickness of the pins at the package for integrated-circuit use is changed depending on the pins. CONSTITUTION:Pins 2 and pins 3 having a second thickness are formed in a package 1. When the thickness of the pins at the package for integrated-circuit use is changed depending on the pins, the pins in the package are discriminated and it is possible to prevent an erroneous wiring operation and to prevent an integrated circuit from being destroyed. In a package which is symmetric with respect to a line, the thickness of the pins is changed and their thicknesses are made asymmetric with respect to a line. Thereby, when the package is mounted on a socket for package use, it has an effect to prevent a trouble that the integrated circuit is destroyed by an erroneous mounting operation that the right and the left are reversed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、集積回路用パッケージの外部接続リード(
以下ビンという)に関するものである。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to external connection leads (
(hereinafter referred to as "bin").

〔従来の技術〕[Conventional technology]

第2図は、従来のパッケージを示す上面図で、図におい
て、(1)はパッケージ、(2)は同一の太さのビンで
ある。従来のパッケージ(1)のビン(2)ハ、全ピン
同一の太さである。
FIG. 2 is a top view showing a conventional package, in which (1) is the package and (2) is a bottle of the same thickness. In the conventional package (1), all the pins (2) have the same thickness.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来の集積回路用パンケージは以上のように構゛成され
ているので、集積回路の多ピン化に伴い、集積回路を用
いたシステムを試作する際に、誤配線により集積回路を
破壊するという問題点があった。上記誤配線の原因の一
つとして集積回路用パッケージのピンが全ピン同一形状
であるため、区別をつけにくいことがあげられる。
Conventional integrated circuit pancases are constructed as described above, and as integrated circuits increase in number of pins, when prototyping a system using integrated circuits, there is a problem that the integrated circuits may be destroyed due to incorrect wiring. There was a point. One of the causes of the above-mentioned wiring errors is that all the pins of an integrated circuit package have the same shape, making it difficult to distinguish them.

この発明は上記のような間1点を解消するためになされ
たもので、パッケージのピンの太さに区別を設け、誤配
線の発生を防止した集積回路用パッケージを得ることを
目的とする。
The present invention has been made to solve the above-mentioned problem, and aims to provide an integrated circuit package in which the thickness of the pins of the package is differentiated, thereby preventing the occurrence of wiring errors.

〔課題を解決するための手段〕[Means to solve the problem]

この発明に優る集積回路用パッケージは、ピンの太さを
ピンにより変化させる。
In the integrated circuit package superior to this invention, the thickness of the pins varies depending on the pins.

〔作用〕[Effect]

集積回路用パッケージのビンの太さをビンによシ変化さ
せることにより、パッケージのピンの区別をつけ、誤配
線を防ぐ。
By varying the thickness of the bins of integrated circuit packages, the pins of the package can be distinguished and wiring errors can be prevented.

〔実施例〕〔Example〕

以下、この発明の一実施例を図について説明する。第1
図は集積回路用パッケージの上面図である。図において
、(1)はパッケージ、(2)はビン、(3)はビン(
2)とは太さの異る@2の太さのビンである。
An embodiment of the present invention will be described below with reference to the drawings. 1st
The figure is a top view of an integrated circuit package. In the figure, (1) is the package, (2) is the bottle, and (3) is the bottle (
2) is a bottle with a different thickness @2.

パッケージ(1)では、ビン(2)および第2の太さの
ビン(3)を設けている。
The package (1) is provided with a bottle (2) and a bottle (3) of a second thickness.

〔発明の効果〕〔Effect of the invention〕

集積回路用パッケージのビンの太さをビンにより変化さ
せることによシ、パッケージのビンの区別をつけ易くシ
、誤配線を防ぎ集積回路の破壊を防止する。
By varying the thickness of the bins of the integrated circuit package, it is easy to distinguish between the bins of the package, and erroneous wiring is prevented and damage to the integrated circuit is prevented.

また、線対称形をしたパッケージでは、ビンの太さを変
化させて線対称でなくすことによりパッケージをパッケ
ージ用ソケットに装着する際に上下もしくは、左右を逆
に誤装着したために集積回路を破壊するというトラブル
を防ぐという効果も有する。
In addition, in the case of a linearly symmetrical package, by changing the thickness of the bottle to eliminate the linear symmetry, it is possible to damage the integrated circuit if the package is inserted incorrectly upside down or left/right when inserted into the package socket. It also has the effect of preventing such troubles.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例による集積回路用バクケニ
ジの上面図、第2図は従来の集積回路用パッケージの上
面図である〇 図において、(1)はパッケージ、(2)はビン、(3
)は第2の太さのビンである。 なお、図中、同−符8け同一 を示す。
Fig. 1 is a top view of an integrated circuit bag according to an embodiment of the present invention, and Fig. 2 is a top view of a conventional integrated circuit package. (3
) is the second-thickness bin. In addition, in the figure, 8 digits are the same.

Claims (1)

【特許請求の範囲】[Claims] 複数の外部接続リードを有する集積回路用パッケージに
おいて、上記外部接続リードに複数種類の太さを設けた
ことを特徴とする集積回路用パッケージ。
1. An integrated circuit package having a plurality of external connection leads, characterized in that the external connection leads are provided with a plurality of different thicknesses.
JP18647390A 1990-07-12 1990-07-12 Package for integrated circuit use Pending JPH0472654A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18647390A JPH0472654A (en) 1990-07-12 1990-07-12 Package for integrated circuit use

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18647390A JPH0472654A (en) 1990-07-12 1990-07-12 Package for integrated circuit use

Publications (1)

Publication Number Publication Date
JPH0472654A true JPH0472654A (en) 1992-03-06

Family

ID=16189094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18647390A Pending JPH0472654A (en) 1990-07-12 1990-07-12 Package for integrated circuit use

Country Status (1)

Country Link
JP (1) JPH0472654A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834837A (en) * 1997-01-03 1998-11-10 Lg Semicon Co., Ltd. Semiconductor package having leads with step-shaped dimples

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834837A (en) * 1997-01-03 1998-11-10 Lg Semicon Co., Ltd. Semiconductor package having leads with step-shaped dimples

Similar Documents

Publication Publication Date Title
JPH0472654A (en) Package for integrated circuit use
JPH04116859A (en) Semiconductor device
US6340088B1 (en) Storage container for electronic components
JPS6216378A (en) Housing vessel
JPS6476316A (en) Memory card
JP2005212797A (en) Tray for transferring semiconductor chip
JPH0697355A (en) Stacked electronic component
JPH0379067A (en) Resin sealed type semiconductor device
JPH08244877A (en) Tray for transport and storage of semiconductor element
JPH02250360A (en) Electronic component package
US20020070435A1 (en) Incorrect-placement preventing directional IC tray for carrying IC packages
JPH0297049A (en) Package device for integrated circuit use
JPH0536856A (en) Semiconductor device
JP2790174B2 (en) Fault-tolerant and gate circuit
JPS5873191A (en) Mounting structure for hybrid integrated circuit device
JP2957675B2 (en) IC card
JPS63152162A (en) Semiconductor device
JPS6362367A (en) Resin sealed semiconductor device
JP2788816B2 (en) IC package positioning device
JPS60158267U (en) Abnormal coin removal device in coin processing machine
JPH04225257A (en) Wafer cassette
WAXMAN The need for standards in design automation
JPS5989878U (en) sterile packaging
JPH04171897A (en) Tray for semiconductor device
JPS5934648A (en) Semiconductor device