JPH0471338B2 - - Google Patents

Info

Publication number
JPH0471338B2
JPH0471338B2 JP58047787A JP4778783A JPH0471338B2 JP H0471338 B2 JPH0471338 B2 JP H0471338B2 JP 58047787 A JP58047787 A JP 58047787A JP 4778783 A JP4778783 A JP 4778783A JP H0471338 B2 JPH0471338 B2 JP H0471338B2
Authority
JP
Japan
Prior art keywords
diode
layer
connection
star
silicon wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58047787A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58170042A (ja
Inventor
Buudo Mariannu
Eetsuman Misheru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of JPS58170042A publication Critical patent/JPS58170042A/ja
Publication of JPH0471338B2 publication Critical patent/JPH0471338B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP58047787A 1982-03-23 1983-03-22 ダイオードのバイアス接続を形成する方法 Granted JPS58170042A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8204920 1982-03-23
FR8204920A FR2524202B1 (fr) 1982-03-23 1982-03-23 Module preadapte pour diode hyperfrequence, et procede de realisation de la connexion de polarisation de la diode

Publications (2)

Publication Number Publication Date
JPS58170042A JPS58170042A (ja) 1983-10-06
JPH0471338B2 true JPH0471338B2 (enExample) 1992-11-13

Family

ID=9272292

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58047787A Granted JPS58170042A (ja) 1982-03-23 1983-03-22 ダイオードのバイアス接続を形成する方法

Country Status (6)

Country Link
US (1) US4864384A (enExample)
EP (1) EP0089898B1 (enExample)
JP (1) JPS58170042A (enExample)
CA (1) CA1206275A (enExample)
DE (1) DE3367043D1 (enExample)
FR (1) FR2524202B1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5334872A (en) * 1990-01-29 1994-08-02 Mitsubishi Denki Kabushiki Kaisha Encapsulated semiconductor device having a hanging heat spreading plate electrically insulated from the die pad
US5202288A (en) * 1990-06-01 1993-04-13 Robert Bosch Gmbh Method of manufacturing an electronic circuit component incorporating a heat sink
DE4209983A1 (de) * 1992-03-27 1993-09-30 Daimler Benz Ag Verfahren zur Herstellung von in einem Gehäuse angeordneten Halbleiterbauelementen
US5550403A (en) * 1994-06-02 1996-08-27 Lsi Logic Corporation Improved laminate package for an integrated circuit and integrated circuit having such a package
US7449780B2 (en) * 2003-03-31 2008-11-11 Intel Corporation Apparatus to minimize thermal impedance using copper on die backside
US20050127121A1 (en) * 2003-12-15 2005-06-16 George Wells Quick release holster
JP4690938B2 (ja) * 2006-05-16 2011-06-01 株式会社東芝 高周波素子モジュール
CN104795453B (zh) * 2015-04-24 2018-06-12 中国电子科技集团公司第十三研究所 一种多梁式引线砷化镓基肖特基倍频二极管

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE373689B (sv) * 1973-06-12 1975-02-10 Asea Ab Halvledaranordning bestaende av en tyristor med styrelektrod, vars halvledarskiva er innesluten i en dosa
US3894895A (en) * 1973-10-29 1975-07-15 Trw Inc Mesa etching without overhang for semiconductor devices
GB1504025A (en) * 1974-09-03 1978-03-15 Hughes Aircraft Co Microwave coupling device
US3974518A (en) * 1975-02-21 1976-08-10 Bell Telephone Laboratories, Incorporated Encapsulation for high frequency semiconductor device
JPS52142968A (en) * 1976-05-24 1977-11-29 Fujitsu Ltd Assembling method of semiconductor devices
JPS5481271U (enExample) * 1977-11-18 1979-06-08
US4415025A (en) * 1981-08-10 1983-11-15 International Business Machines Corporation Thermal conduction element for semiconductor devices

Also Published As

Publication number Publication date
EP0089898B1 (fr) 1986-10-15
DE3367043D1 (en) 1986-11-20
CA1206275A (en) 1986-06-17
FR2524202B1 (fr) 1985-11-08
JPS58170042A (ja) 1983-10-06
EP0089898A3 (en) 1984-02-22
US4864384A (en) 1989-09-05
FR2524202A1 (fr) 1983-09-30
EP0089898A2 (fr) 1983-09-28

Similar Documents

Publication Publication Date Title
US7026223B2 (en) Hermetic electric component package
US7517734B2 (en) Method of manufacturing a wafer level package with a cap structure for hermetically sealing a micro device
US4355463A (en) Process for hermetically encapsulating semiconductor devices
US7291547B2 (en) Filter device and method for fabricating filter devices
US5892417A (en) Saw device package and method
JP4889932B2 (ja) 光電子デバイスのウェハレベルパッケージおよびパッケージング方法
US6429511B2 (en) Microcap wafer-level package
US20050104204A1 (en) Wafer-level package and its manufacturing method
EP0736972B1 (en) Plastic encapsulated saw device and method
US7094626B2 (en) Method for encapsulating an electrical component
EP0828346A2 (en) Lid wafer bond packaging and micromachining
US20040178473A1 (en) Package with integrated inductor and/or capacitor
US20010011857A1 (en) Surface acoustic wave device and method for fabricating the same
US5801068A (en) Hermetically sealed microelectronic device and method of forming same
JP2001068580A (ja) ウエハパッケージの製造方法
JP2007013174A (ja) キャップ内でビアコンタクトを通って、ずらされたコンタクタへと延びる、ｆｂａｒチップのウェハレベルパッケージングのためのコンタクトを形成する方法
US5612853A (en) Package for a power semiconductor device
JPH0471338B2 (enExample)
US5145809A (en) Fabrication of gunn diode semiconductor devices
US4470507A (en) Assembly tape for hermetic tape packaging semiconductor devices
JP2761501B2 (ja) 電子素子とその電気的接続線を基板上に設置する方法とこの方法により得られる製品
US4566027A (en) Pre-matched module for an ultra-high frequency diode with high heat dissipation
CN113659954B (zh) 一种体声波谐振器及其封装方法和电子设备
JP2991168B2 (ja) 半導体装置およびその製造方法
JPS5811123B2 (ja) ミリメ−トル波発振器およびその製造方法