JPH0467717B2 - - Google Patents

Info

Publication number
JPH0467717B2
JPH0467717B2 JP59246814A JP24681484A JPH0467717B2 JP H0467717 B2 JPH0467717 B2 JP H0467717B2 JP 59246814 A JP59246814 A JP 59246814A JP 24681484 A JP24681484 A JP 24681484A JP H0467717 B2 JPH0467717 B2 JP H0467717B2
Authority
JP
Japan
Prior art keywords
word
block
selection
lines
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59246814A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61126689A (ja
Inventor
Yoshihiro Takemae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59246814A priority Critical patent/JPS61126689A/ja
Priority to US06/798,785 priority patent/US4758993A/en
Priority to EP85114695A priority patent/EP0182353B1/en
Priority to DE8585114695T priority patent/DE3585773D1/de
Publication of JPS61126689A publication Critical patent/JPS61126689A/ja
Publication of JPH0467717B2 publication Critical patent/JPH0467717B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
JP59246814A 1984-11-19 1984-11-21 半導体記憶装置 Granted JPS61126689A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP59246814A JPS61126689A (ja) 1984-11-21 1984-11-21 半導体記憶装置
US06/798,785 US4758993A (en) 1984-11-19 1985-11-18 Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays
EP85114695A EP0182353B1 (en) 1984-11-19 1985-11-19 Random access memory device formed on a semiconductor substrate having an array of memory cells divided in sub-arrays
DE8585114695T DE3585773D1 (de) 1984-11-19 1985-11-19 Auf einem halbleitersubstrat formierter ram, mit einer in submatrizen unterteilten speichermatrix.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59246814A JPS61126689A (ja) 1984-11-21 1984-11-21 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS61126689A JPS61126689A (ja) 1986-06-14
JPH0467717B2 true JPH0467717B2 (cs) 1992-10-29

Family

ID=17154081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59246814A Granted JPS61126689A (ja) 1984-11-19 1984-11-21 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS61126689A (cs)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0754626B2 (ja) * 1986-10-31 1995-06-07 日本電気株式会社 半導体記憶装置
JPS63133397A (ja) * 1986-11-25 1988-06-06 Nec Corp 半導体集積化メモリ
JPH0758589B2 (ja) * 1987-04-03 1995-06-21 三菱電機株式会社 半導体記憶装置
JPH07109701B2 (ja) * 1987-11-30 1995-11-22 株式会社東芝 キャッシュメモリ
JP2626030B2 (ja) * 1989-02-27 1997-07-02 日本電気株式会社 半導体記憶装置
JPH04106783A (ja) * 1990-08-28 1992-04-08 Sharp Corp ダイナミック型半導体記憶装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58114385A (ja) * 1981-12-26 1983-07-07 Fujitsu Ltd 半導体記憶装置のデコ−ダ回路
JPS58211393A (ja) * 1982-06-02 1983-12-08 Mitsubishi Electric Corp 半導体メモリ装置
JPS58212696A (ja) * 1982-06-03 1983-12-10 Mitsubishi Electric Corp 半導体メモリ装置
JPS5930294A (ja) * 1982-08-11 1984-02-17 Toshiba Corp 半導体記憶装置
JPS5949706B2 (ja) * 1982-10-06 1984-12-04 三菱電機株式会社 半導体メモリ装置
JPS5975488A (ja) * 1982-10-20 1984-04-28 Mitsubishi Electric Corp 半導体メモリ装置
JPS5972695A (ja) * 1982-10-18 1984-04-24 Mitsubishi Electric Corp 半導体メモリ装置
JPS5972698A (ja) * 1982-10-18 1984-04-24 Mitsubishi Electric Corp 半導体メモリ装置
JPS5972699A (ja) * 1982-10-18 1984-04-24 Mitsubishi Electric Corp 半導体メモリ装置

Also Published As

Publication number Publication date
JPS61126689A (ja) 1986-06-14

Similar Documents

Publication Publication Date Title
US4758993A (en) Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays
US6445638B1 (en) Folded-bitline dual-port DRAM architecture system
US6418063B1 (en) Memory architecture and systems and methods using the same
JPH08129882A (ja) 半導体記憶装置
US6894941B2 (en) RAM having dynamically switchable access modes
CN100570739C (zh) 用于在动态随机存取存储器中隐藏刷新的方法和系统
JPH11297073A (ja) 半導体記憶装置
CN116741227B (zh) 一种三维存储器架构及其操作方法和存储器
JPH0632217B2 (ja) 半導体記憶装置
US7350018B2 (en) Method and system for using dynamic random access memory as cache memory
WO2022108752A1 (en) Apparatuses and methods for faster memory access regions
US6055202A (en) Multi-bank architecture for a wide I/O DRAM
US6510094B2 (en) Method and apparatus for refreshing semiconductor memory
US4578780A (en) Dual port type semiconductor memory
US6023428A (en) Integrated circuit device having a memory array with segmented bit lines and method of operation
US6501698B1 (en) Structure and method for hiding DRAM cycle time behind a burst access
JP3913451B2 (ja) 半導体記憶装置
JPH0467717B2 (cs)
US6330202B1 (en) Semiconductor memory device having write data line
JP2845187B2 (ja) 半導体記憶装置
KR100482380B1 (ko) 메모리 뱅크별 기입 동작의 수행이 가능한 에스램 호환 메모리 및 그 구동방법
JPH01300496A (ja) 半導体メモリ装置
US6031783A (en) High speed video frame buffer
JPH1145570A (ja) 半導体記憶装置
US20250118358A1 (en) Apparatuses and methods for single and multi memory cell architectures

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees