JPH0466649U - - Google Patents

Info

Publication number
JPH0466649U
JPH0466649U JP10755290U JP10755290U JPH0466649U JP H0466649 U JPH0466649 U JP H0466649U JP 10755290 U JP10755290 U JP 10755290U JP 10755290 U JP10755290 U JP 10755290U JP H0466649 U JPH0466649 U JP H0466649U
Authority
JP
Japan
Prior art keywords
data
read
port
width
memory array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10755290U
Other languages
English (en)
Japanese (ja)
Other versions
JP2606824Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990107552U priority Critical patent/JP2606824Y2/ja
Publication of JPH0466649U publication Critical patent/JPH0466649U/ja
Application granted granted Critical
Publication of JP2606824Y2 publication Critical patent/JP2606824Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP1990107552U 1990-10-11 1990-10-11 マルチポートメモリ装置 Expired - Fee Related JP2606824Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990107552U JP2606824Y2 (ja) 1990-10-11 1990-10-11 マルチポートメモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990107552U JP2606824Y2 (ja) 1990-10-11 1990-10-11 マルチポートメモリ装置

Publications (2)

Publication Number Publication Date
JPH0466649U true JPH0466649U (enExample) 1992-06-12
JP2606824Y2 JP2606824Y2 (ja) 2001-01-29

Family

ID=31854122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990107552U Expired - Fee Related JP2606824Y2 (ja) 1990-10-11 1990-10-11 マルチポートメモリ装置

Country Status (1)

Country Link
JP (1) JP2606824Y2 (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56156978A (en) * 1980-04-30 1981-12-03 Toshiba Corp Memory control system
JPS5930156A (ja) * 1982-08-09 1984-02-17 Sharp Corp マイクロコンピユ−タシステム

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56156978A (en) * 1980-04-30 1981-12-03 Toshiba Corp Memory control system
JPS5930156A (ja) * 1982-08-09 1984-02-17 Sharp Corp マイクロコンピユ−タシステム

Also Published As

Publication number Publication date
JP2606824Y2 (ja) 2001-01-29

Similar Documents

Publication Publication Date Title
WO2002073619A3 (en) System latency levelization for read data
CA2079623A1 (en) Method and apparatus for providing two parties transparent access to a single-port memory storage device
JPS6034648U (ja) マイクロコンピユータにおけるメモリ・ページング・システム
JPH0466649U (enExample)
JP2003223356A (ja) 複数のポートを有する不揮発性記憶装置
JPH0181794U (enExample)
JPH03124254U (enExample)
JPH0455650U (enExample)
JPH0296697U (enExample)
JPH01160545U (enExample)
JPS6349661U (enExample)
JPH0452252U (enExample)
JPS6389142U (enExample)
JPS6271746U (enExample)
JPS63114344U (enExample)
JPS625354U (enExample)
JPH0223138U (enExample)
JPH0393945U (enExample)
JPH0467753U (enExample)
JPS55150181A (en) Information processor
JPH048154U (enExample)
JPS63155551U (enExample)
JPS59118048U (ja) 双方向ダイレクトメモリアクセス転送回路
JPH022751U (enExample)
JPH0482740U (enExample)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees