JPH0450664Y2 - - Google Patents
Info
- Publication number
- JPH0450664Y2 JPH0450664Y2 JP1984154115U JP15411584U JPH0450664Y2 JP H0450664 Y2 JPH0450664 Y2 JP H0450664Y2 JP 1984154115 U JP1984154115 U JP 1984154115U JP 15411584 U JP15411584 U JP 15411584U JP H0450664 Y2 JPH0450664 Y2 JP H0450664Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- data
- digit
- signal
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Superheterodyne Receivers (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984154115U JPH0450664Y2 (pm) | 1984-10-11 | 1984-10-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984154115U JPH0450664Y2 (pm) | 1984-10-11 | 1984-10-11 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6170436U JPS6170436U (pm) | 1986-05-14 |
| JPH0450664Y2 true JPH0450664Y2 (pm) | 1992-11-30 |
Family
ID=30712109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984154115U Expired JPH0450664Y2 (pm) | 1984-10-11 | 1984-10-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0450664Y2 (pm) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52126158A (en) * | 1976-04-15 | 1977-10-22 | Sony Corp | Frequency dividing ratio controlling device of phase locked loop |
| JPS5355907A (en) * | 1976-10-29 | 1978-05-20 | Onkyo Kk | Channel selector for receiver |
-
1984
- 1984-10-11 JP JP1984154115U patent/JPH0450664Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6170436U (pm) | 1986-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4048570A (en) | Multiple-band digital frequency synthesizer receiver | |
| US4654604A (en) | Frequency controlled oscillator utilizing an U/D counter in the feedback | |
| US4639554A (en) | Dual-tone multiple-frequency-signal generating apparatus | |
| US4392253A (en) | Phase locked loop circuit | |
| JPH0450664Y2 (pm) | ||
| JPH1198007A (ja) | 分周回路 | |
| US4654773A (en) | Inverter control circuit | |
| KR890001022Y1 (ko) | 직렬 데이터 전송에서의 보드율 발생 회로 | |
| JPH0514585Y2 (pm) | ||
| SU1451830A1 (ru) | Программно-управл емый генератор синусоидальных колебаний | |
| JPH0230926Y2 (pm) | ||
| JPH05227052A (ja) | シンセサイザ受信機 | |
| KR850000249B1 (ko) | 합성 수신기 | |
| JPH01260376A (ja) | テストモード選択回路 | |
| JP3037147B2 (ja) | Pll型周波数シンセサイザ | |
| JP2536509B2 (ja) | Pwm信号発生装置 | |
| JPS6182536A (ja) | 周波数変換装置 | |
| JPH0514586Y2 (pm) | ||
| JP2806697B2 (ja) | 可変周波数信号発生装置及び通信計測装置 | |
| JPS5828963B2 (ja) | 電子同調受信機 | |
| JPH0633717Y2 (ja) | 発振回路の歩度調整装置 | |
| JPS63219017A (ja) | マイクロコンピユ−タ | |
| JPS622720A (ja) | 周波数シンセサイザ | |
| JPH0142168B2 (pm) | ||
| JPH0644703B2 (ja) | 可変低周波巾パルス発生装置 |