JPH0449722Y2 - - Google Patents
Info
- Publication number
- JPH0449722Y2 JPH0449722Y2 JP7335987U JP7335987U JPH0449722Y2 JP H0449722 Y2 JPH0449722 Y2 JP H0449722Y2 JP 7335987 U JP7335987 U JP 7335987U JP 7335987 U JP7335987 U JP 7335987U JP H0449722 Y2 JPH0449722 Y2 JP H0449722Y2
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- peripheral device
- time
- address output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Microcomputers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7335987U JPH0449722Y2 (cg-RX-API-DMAC7.html) | 1987-05-15 | 1987-05-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7335987U JPH0449722Y2 (cg-RX-API-DMAC7.html) | 1987-05-15 | 1987-05-15 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63181198U JPS63181198U (cg-RX-API-DMAC7.html) | 1988-11-22 |
| JPH0449722Y2 true JPH0449722Y2 (cg-RX-API-DMAC7.html) | 1992-11-24 |
Family
ID=30917623
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7335987U Expired JPH0449722Y2 (cg-RX-API-DMAC7.html) | 1987-05-15 | 1987-05-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0449722Y2 (cg-RX-API-DMAC7.html) |
-
1987
- 1987-05-15 JP JP7335987U patent/JPH0449722Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63181198U (cg-RX-API-DMAC7.html) | 1988-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5317709A (en) | Microcomputer including memory controller for DRAM | |
| CA2072046C (en) | Semiconductor memory device | |
| US5732284A (en) | Direct memory access (DMA) controller utilizing a delayed column address strobe (CAS) signal | |
| JPH0449722Y2 (cg-RX-API-DMAC7.html) | ||
| US6789174B2 (en) | Memory access device allowing simultaneous access | |
| US5539916A (en) | DMA control for continuing transfer to input/output device in a cycle steal mode | |
| US5297100A (en) | Address control system for a RAM in a digital audio set | |
| JPS62174844A (ja) | メモリ優先切替方式 | |
| JPH0487096A (ja) | ダイナミックram制御装置 | |
| JPH0562787B2 (cg-RX-API-DMAC7.html) | ||
| JPS58218230A (ja) | 遅延時間選定回路 | |
| KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 | |
| JPS62249263A (ja) | ダイレクトメモリアクセスコントロ−ラ | |
| JPH01265351A (ja) | Mpuシステム | |
| JPS61264463A (ja) | バス制御方式 | |
| JPS63196984A (ja) | 画像デ−タ転送回路 | |
| JPS614237U (ja) | ビデオテ−プレコ−ダ | |
| JPS6341966A (ja) | 直接メモリアクセス転送装置 | |
| JPS61183764A (ja) | ダイレクトメモリアクセス制御方式 | |
| JPH05166370A (ja) | メモリ制御装置 | |
| JPH07210496A (ja) | データ転送装置 | |
| JPS59142658A (ja) | 共有メモリ−制御方式 | |
| JPS6258000U (cg-RX-API-DMAC7.html) | ||
| JPS62171053A (ja) | 高速メモリ装置 | |
| JPS5938861A (ja) | メモリアクセス方式 |