JPH0447851B2 - - Google Patents
Info
- Publication number
- JPH0447851B2 JPH0447851B2 JP58129221A JP12922183A JPH0447851B2 JP H0447851 B2 JPH0447851 B2 JP H0447851B2 JP 58129221 A JP58129221 A JP 58129221A JP 12922183 A JP12922183 A JP 12922183A JP H0447851 B2 JPH0447851 B2 JP H0447851B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- address
- stack
- program
- loop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 77
- 230000004044 response Effects 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 7
- 238000001514 detection method Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58129221A JPS6020242A (ja) | 1983-07-15 | 1983-07-15 | プログラム制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58129221A JPS6020242A (ja) | 1983-07-15 | 1983-07-15 | プログラム制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6020242A JPS6020242A (ja) | 1985-02-01 |
JPH0447851B2 true JPH0447851B2 (fr) | 1992-08-05 |
Family
ID=15004135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58129221A Granted JPS6020242A (ja) | 1983-07-15 | 1983-07-15 | プログラム制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6020242A (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61259339A (ja) * | 1985-05-13 | 1986-11-17 | Hitachi Ltd | シ−ケンス制御装置 |
JPS62169232A (ja) * | 1986-01-22 | 1987-07-25 | Oki Electric Ind Co Ltd | 信号処理プロセツサ |
JPH0679271B2 (ja) * | 1987-04-24 | 1994-10-05 | 株式会社日立製作所 | ル−プ制御回路 |
JPS6458023A (en) * | 1987-08-28 | 1989-03-06 | Ricoh Kk | Microprogram controller |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56140444A (en) * | 1980-04-03 | 1981-11-02 | Nec Corp | Microprogram control system |
JPS58101345A (ja) * | 1981-12-07 | 1983-06-16 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | コンピユ−タ制御装置 |
-
1983
- 1983-07-15 JP JP58129221A patent/JPS6020242A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56140444A (en) * | 1980-04-03 | 1981-11-02 | Nec Corp | Microprogram control system |
JPS58101345A (ja) * | 1981-12-07 | 1983-06-16 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | コンピユ−タ制御装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6020242A (ja) | 1985-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5619704A (en) | Asynchronous interrupt inhibit method and apparatus for avoiding interrupt of an inseparable operation | |
US4430706A (en) | Branch prediction apparatus and method for a data processing system | |
US5235686A (en) | Computer system having mixed macrocode and microcode | |
US3889243A (en) | Stack mechanism for a data processor | |
GB2399899A (en) | Active memory with three control units | |
WO1982001429A1 (fr) | Registre d'empilage pour processeur de donnees | |
EP0010196B1 (fr) | Circuit et procédé de contrôle pour mémoires digitales | |
US4093983A (en) | Fast and normal rate instruction fetching | |
JPH0447851B2 (fr) | ||
US5287483A (en) | Prefetched operand storing system for an information processor | |
US4124892A (en) | Data processing systems | |
KR100321745B1 (ko) | 외부메모리액세스를위한마이크로컨트롤러유닛 | |
JPS63228225A (ja) | ディジタルコンピュータシステム | |
JPH08255476A (ja) | データ処理システムにおけるメモリ拡張スタック装置および方法 | |
US4816992A (en) | Method of operating a data processing system in response to an interrupt | |
US5557772A (en) | Data processing apparatus including a register storing a parameter and a microinstruction execution arrangement including a correction arrangement for causing a first value of the parameter to be change to a second, correct value | |
JPS62245439A (ja) | シンボリツク処理システムおよび方法 | |
JP2721610B2 (ja) | プログラマブルコントローラ | |
AU540728B2 (en) | Stack for a data processor | |
EP0167333A2 (fr) | Appareil de traitement de données avec classificateur de types de données | |
JPH0232650B2 (fr) | ||
JPH0243626A (ja) | コンピュータ・プロセッサの実行速度を制御する装置 | |
JPS60193046A (ja) | 命令例外検出方式 | |
JPS6346856B2 (fr) | ||
JPS6250855B2 (fr) |