JPS56140444A - Microprogram control system - Google Patents
Microprogram control systemInfo
- Publication number
- JPS56140444A JPS56140444A JP4390880A JP4390880A JPS56140444A JP S56140444 A JPS56140444 A JP S56140444A JP 4390880 A JP4390880 A JP 4390880A JP 4390880 A JP4390880 A JP 4390880A JP S56140444 A JPS56140444 A JP S56140444A
- Authority
- JP
- Japan
- Prior art keywords
- address
- mupr
- instruction
- stack
- indicated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To execute efficiently the microprogram muPR generated by structural programming, by giving all means, by which operations between the stack and muPR instruction address register AR are performed, to muPR instructions. CONSTITUTION:mu Instruction AR1 holds the address of muPR which is being executed, and contents of muPR memory 2 designated by this address are read out to mu instruction register RG3. Stack 4 is the least-in first-out type memory and stores address data temporarily, and the store position of the last data is indicated by stack pointer SP5. Operating circuit 6 performs a prescribed operation between the current instruction address indicated by AR1 and the firld of the mu instruction by the muPR instruction and writes the operation rsult into the address of stack 4 indicated by SP5. Branch control logic 8 performs the control together with address select gate 15 and RG3 to read data of the address in stack 5 designated by SP5 into AR1, and operating circuit 7 corrects data of SP5 into a value designated by the muPR instruction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4390880A JPS56140444A (en) | 1980-04-03 | 1980-04-03 | Microprogram control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4390880A JPS56140444A (en) | 1980-04-03 | 1980-04-03 | Microprogram control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56140444A true JPS56140444A (en) | 1981-11-02 |
JPS6250854B2 JPS6250854B2 (en) | 1987-10-27 |
Family
ID=12676807
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4390880A Granted JPS56140444A (en) | 1980-04-03 | 1980-04-03 | Microprogram control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56140444A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020242A (en) * | 1983-07-15 | 1985-02-01 | Sony Corp | Program control circuit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5474337A (en) * | 1977-11-26 | 1979-06-14 | Nec Corp | Microprogram controller |
JPS55934A (en) * | 1978-06-20 | 1980-01-07 | Nec Corp | Microprogram controller |
-
1980
- 1980-04-03 JP JP4390880A patent/JPS56140444A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5474337A (en) * | 1977-11-26 | 1979-06-14 | Nec Corp | Microprogram controller |
JPS55934A (en) * | 1978-06-20 | 1980-01-07 | Nec Corp | Microprogram controller |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020242A (en) * | 1983-07-15 | 1985-02-01 | Sony Corp | Program control circuit |
JPH0447851B2 (en) * | 1983-07-15 | 1992-08-05 | Sony Corp |
Also Published As
Publication number | Publication date |
---|---|
JPS6250854B2 (en) | 1987-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56149646A (en) | Operation controller | |
US3958221A (en) | Method and apparatus for locating effective operand of an instruction | |
SE8204000L (en) | INDUSTRIAL ROBOT | |
JPS56140444A (en) | Microprogram control system | |
JPS57196677A (en) | Storage device for character graphic information | |
JPS5790762A (en) | Instruction control system | |
JPS57130150A (en) | Register control system | |
JPS5697173A (en) | Operation processing system by mask | |
JPS5785148A (en) | Instruction sequence control device | |
JPS5474337A (en) | Microprogram controller | |
JPS5582357A (en) | Information processing unit | |
JPS5719842A (en) | Microprogram control device | |
JPS578851A (en) | Parallel processing system | |
JPS56124953A (en) | Instruction fetch system | |
JPS56147244A (en) | Microprogram-controlled information processing device | |
JPS573151A (en) | Test system for 1-chip microcomputer | |
JPS5760442A (en) | Instruction refetch control system | |
JPS5599652A (en) | Microprogram control unit | |
JPS6047617B2 (en) | information processing equipment | |
JPS575157A (en) | Extension system for branch address of microinstruction | |
JPS6028014B2 (en) | microprocessor | |
JPS578852A (en) | Sequenced instruction execution control system | |
JPS57101932A (en) | Data processing system | |
JPS57121739A (en) | Program branching system | |
JPS5798043A (en) | Device for controlling conditional branch |