JPH0439741U - - Google Patents
Info
- Publication number
- JPH0439741U JPH0439741U JP8163090U JP8163090U JPH0439741U JP H0439741 U JPH0439741 U JP H0439741U JP 8163090 U JP8163090 U JP 8163090U JP 8163090 U JP8163090 U JP 8163090U JP H0439741 U JPH0439741 U JP H0439741U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- counter
- count value
- clock signal
- counts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Television Receiver Circuits (AREA)
- Color Television Systems (AREA)
- Television Systems (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8163090U JPH0439741U (enExample) | 1990-07-31 | 1990-07-31 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8163090U JPH0439741U (enExample) | 1990-07-31 | 1990-07-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0439741U true JPH0439741U (enExample) | 1992-04-03 |
Family
ID=31627737
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8163090U Pending JPH0439741U (enExample) | 1990-07-31 | 1990-07-31 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0439741U (enExample) |
-
1990
- 1990-07-31 JP JP8163090U patent/JPH0439741U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0439741U (enExample) | ||
| JP2615004B2 (ja) | 集積化順次アクセスメモリ回路 | |
| JP2850671B2 (ja) | 可変遅延回路 | |
| JP2526042Y2 (ja) | メモリ・レジスタ制御回路 | |
| JPS6271747U (enExample) | ||
| KR890004805Y1 (ko) | 씨디롬(cd-rom) 드라이버의 디지탈 데이터 순서 변환회로 | |
| JPS61115255U (enExample) | ||
| JPH0385012A (ja) | パルス発生回路 | |
| JP2595707B2 (ja) | メモリ装置 | |
| JPS63256991A (ja) | 編集記憶装置 | |
| JPS59140793A (ja) | 時分割スイツチ回路 | |
| JPS5995500U (ja) | 記憶装置 | |
| JPH0474736B2 (enExample) | ||
| JPS58129770U (ja) | 課金パルス発生装置 | |
| JPH01143527U (enExample) | ||
| JPS60158254U (ja) | デ−タ記憶機能付小型電子機器 | |
| JPS60155230U (ja) | プログラマブル・カウンタ装置 | |
| JPS63200938U (enExample) | ||
| JPH08275264A (ja) | 信号生成装置 | |
| JPH0382438U (enExample) | ||
| JPS59192755U (ja) | エラステイツク・ストア回路 | |
| JPS61177856A (ja) | デイジタル信号の変化検出回路 | |
| JPH0391187A (ja) | Ｆｉｆｏメモリ | |
| JPS6010828A (ja) | パルス情報伝送における交錯法 | |
| JPS6335328U (enExample) |