JPH0439697B2 - - Google Patents

Info

Publication number
JPH0439697B2
JPH0439697B2 JP60044160A JP4416085A JPH0439697B2 JP H0439697 B2 JPH0439697 B2 JP H0439697B2 JP 60044160 A JP60044160 A JP 60044160A JP 4416085 A JP4416085 A JP 4416085A JP H0439697 B2 JPH0439697 B2 JP H0439697B2
Authority
JP
Japan
Prior art keywords
address
memory
coverage
memory means
condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60044160A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61202243A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP60044160A priority Critical patent/JPS61202243A/ja
Publication of JPS61202243A publication Critical patent/JPS61202243A/ja
Publication of JPH0439697B2 publication Critical patent/JPH0439697B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP60044160A 1985-03-06 1985-03-06 マイクロプロセツサ用デバツグ装置 Granted JPS61202243A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60044160A JPS61202243A (ja) 1985-03-06 1985-03-06 マイクロプロセツサ用デバツグ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60044160A JPS61202243A (ja) 1985-03-06 1985-03-06 マイクロプロセツサ用デバツグ装置

Publications (2)

Publication Number Publication Date
JPS61202243A JPS61202243A (ja) 1986-09-08
JPH0439697B2 true JPH0439697B2 (enrdf_load_stackoverflow) 1992-06-30

Family

ID=12683853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60044160A Granted JPS61202243A (ja) 1985-03-06 1985-03-06 マイクロプロセツサ用デバツグ装置

Country Status (1)

Country Link
JP (1) JPS61202243A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63182753A (ja) * 1987-01-26 1988-07-28 Yokogawa Electric Corp マイクロプロセツサ用デバツク装置

Also Published As

Publication number Publication date
JPS61202243A (ja) 1986-09-08

Similar Documents

Publication Publication Date Title
US5751942A (en) Trace event detection during trace enable transitions
US6598178B1 (en) Peripheral breakpoint signaler
US6754852B2 (en) Debug trigger builder
CA2002325C (en) Method for observing the progress in time of an object program
US7533302B2 (en) Trace and debug method and system for a processor
JPH02235149A (ja) 試験システムおよび命令実行シーケンス判定方法
US20060150021A1 (en) Device and method for analyzing embedded systems
JP2007522554A (ja) 車両内のセキュリティ上問題のあるコンピュータシステムのための埋込式システムの分析装置及び方法
JPS6360424B2 (enrdf_load_stackoverflow)
WO2006008721A2 (en) Emulation and debug interfaces for testing an integrated circuit with an asynchronous microcontroller
JPH0439697B2 (enrdf_load_stackoverflow)
JPH11282709A (ja) インサーキットエミュレータ
JPS6383841A (ja) プログラムテスト可能な計算機中央処理装置
JPH01180647A (ja) デバッグ装置
JPH0531175B2 (enrdf_load_stackoverflow)
JPS61123942A (ja) マイクロプロセツサ用デバツク装置
JPH0581087A (ja) プロセサのモニタ方式
KR940001558B1 (ko) 프로세스가 있는 보오드의 상태 추적장치
JPH05334116A (ja) デバッグ制御方式
JPH049343B2 (enrdf_load_stackoverflow)
JPH09114692A (ja) インサーキットエミュレータ
JPS59852B2 (ja) マイクロプロセツサ試験装置
JPH04284543A (ja) マイクロコンピュータプログラムトレース装置
JPH0248740A (ja) Ｌｓｉのテスト法
JPH03161846A (ja) デバッグ回路