JPH04318998A - Hybrid integrated circuit - Google Patents
Hybrid integrated circuitInfo
- Publication number
- JPH04318998A JPH04318998A JP3085631A JP8563191A JPH04318998A JP H04318998 A JPH04318998 A JP H04318998A JP 3085631 A JP3085631 A JP 3085631A JP 8563191 A JP8563191 A JP 8563191A JP H04318998 A JPH04318998 A JP H04318998A
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- electrode
- wiring
- mounting
- electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 abstract description 19
- 230000010354 integration Effects 0.000 abstract description 2
- 238000009413 insulation Methods 0.000 abstract 1
- 230000000153 supplemental effect Effects 0.000 abstract 1
- 229910000679 solder Inorganic materials 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/281—Applying non-metallic protective coatings by means of a preformed insulating foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4635—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating flexible circuit boards using additional insulating adhesive materials between the boards
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は、混成集積回路に関する
。FIELD OF THE INVENTION This invention relates to hybrid integrated circuits.
【0002】0002
【従来の技術】従来の混成集積回路は、回路を形成した
回路基板上に、半田ペーストを、実装する半導体装置の
電極に合せて形成された半田ランド上に塗布し、半導体
装置の電極を半田ランドに合せて半田を溶かし回路基板
と半導体装置を接続していた。[Prior Art] In conventional hybrid integrated circuits, solder paste is applied onto solder lands formed to match the electrodes of a semiconductor device to be mounted on a circuit board on which a circuit is formed, and the electrodes of the semiconductor device are soldered. The circuit board and semiconductor device were connected by melting solder to match the lands.
【0003】0003
【発明が解決しようとする課題】従来の混成集積回路は
、搭載する半導体装置の電極及びピッチに合せて半導体
装置を実装する回路基板上に接続用のランドを形成する
必要があり、回路基板のサイズに制約がある場合、回路
基板上の配線は、形成されたランドの間に配線する為、
回路基板上に配線を収容しきれなくなるという問題点が
あった。配線密度を上げる対策として回路基板の多層化
があるが、各層の接続電極の面積が必要になり、高密度
実装が進む中では、限界がある。[Problems to be Solved by the Invention] Conventional hybrid integrated circuits require connection lands to be formed on the circuit board on which the semiconductor device is mounted, in accordance with the electrodes and pitch of the semiconductor device to be mounted. If there is a size restriction, the wiring on the circuit board is routed between the formed lands, so
There was a problem that the wiring could not be accommodated on the circuit board. Multi-layering of circuit boards is a measure to increase wiring density, but this requires a larger area for connection electrodes in each layer, which has its limits as high-density packaging progresses.
【0004】又、半導体ベアチップと表面実装用半導体
装置を同一回路基板上に実装する場合、半導体ベアチッ
プの電極が多いと、回路基板に設ける電極及び電極から
の配線導体も多くなり、半田ランドを形成するのに必要
なスペースを確保するには、回路基板を多層にするか、
回路基板のサイズを大きくしなければならないという問
題点があった。Furthermore, when mounting a semiconductor bare chip and a surface-mounted semiconductor device on the same circuit board, if the semiconductor bare chip has many electrodes, the number of electrodes provided on the circuit board and wiring conductors from the electrodes also increases, leading to the formation of solder lands. To obtain the space needed to
There was a problem in that the size of the circuit board had to be increased.
【0005】[0005]
【課題を解決するための手段】本発明の混成集積回路は
、複数の絶縁フイルムの層間に配線を設けて積層し前記
配線に接続して上面に素子搭載用の電極及び下面に回路
基板接続用の電極を設けた実装用補助フイルムと、前記
回路基板接続用の電極と接続するランドを設けて前記実
装用補助フイルムを搭載する回路基板とを有する。[Means for Solving the Problems] The hybrid integrated circuit of the present invention includes a plurality of insulating films that are laminated with wiring provided between the layers, connected to the wiring, and electrodes for mounting an element on the upper surface and electrodes for connecting a circuit board on the lower surface. The circuit board has a mounting auxiliary film provided with an electrode, and a circuit board provided with a land connected to the circuit board connection electrode and on which the mounting auxiliary film is mounted.
【0006】[0006]
【実施例】次に、本発明について図面を参照して説明す
る。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings.
【0007】図1(a)は本発明の一実施例を示す分解
斜視図、図1(b)は図1(a)の実装用補助フイルム
の分解斜視図である。FIG. 1(a) is an exploded perspective view showing one embodiment of the present invention, and FIG. 1(b) is an exploded perspective view of the mounting auxiliary film of FIG. 1(a).
【0008】図1(a)に示すように、上面に設けた電
極10,11に接続してフラットパッケージ型半導体装
置4を搭載し、下面に回路基板接続用の電極12を設け
、電極10,11と電極12間を接続した実装用補助フ
イルム5を回路基板5の上に載せ、回路基板5の上に設
けた配線9に接続して設けたランド6と電極12とを接
続して実装する。As shown in FIG. 1A, a flat package type semiconductor device 4 is mounted by connecting to electrodes 10 and 11 provided on the upper surface, and an electrode 12 for connecting to a circuit board is provided on the lower surface. The mounting auxiliary film 5 with the connection between the electrode 11 and the electrode 12 is placed on the circuit board 5, and the electrode 12 is connected to the land 6, which is connected to the wiring 9 provided on the circuit board 5, for mounting. .
【0009】図1(b)に示すように、実装用補助フイ
ルム5は2枚の絶縁フイルム2の間に電極10,11,
12及びこれらを接続する配線1を挟んで積層し、半導
体装置4を接続する電極10の上面と、半導体装置4を
接続し且つランド6に接続する上面の夫々の絶縁フイル
ム2に開孔部を設けると共に電極12の下面及び直接回
路基板7上に素子を搭載するための開孔部13を設けて
いる。なお、位置合わせマーク3は実装用補助フイルム
5と回路基板7との位置合わせを行なうためのものであ
る。なお、実装用補助フイルム5は配線1を絶縁フイル
ム2を介して多層に形成しても良い。As shown in FIG. 1(b), the mounting auxiliary film 5 has electrodes 10, 11,
12 and the wiring 1 connecting these, and an opening is formed in each of the insulating films 2 on the upper surface of the electrode 10 that connects the semiconductor device 4 and the upper surface that connects the semiconductor device 4 and the land 6. In addition, an opening 13 is provided on the lower surface of the electrode 12 and directly on the circuit board 7 for mounting an element thereon. The alignment mark 3 is used to align the mounting auxiliary film 5 and the circuit board 7. Note that the mounting auxiliary film 5 may be formed by forming the wiring 1 in multiple layers with the insulating film 2 interposed therebetween.
【0010】0010
【発明の効果】以上説明したように本発明は、実装用補
助フイルムを半導体装置と回路基板の間に介在させるこ
とにより回路基板のサイズに制約が有る場合でも回路基
板の配線数を増やす事が出来、集積度が高くなるという
効果を有する。[Effects of the Invention] As explained above, the present invention makes it possible to increase the number of wires on a circuit board even when the size of the circuit board is limited by interposing an auxiliary film for mounting between the semiconductor device and the circuit board. This has the effect of increasing the degree of integration.
【0011】又、半導体ベアチップとフラットパッケー
ジ型半導体装置を同一基板上に実装する場合等の半導体
を同一基板上に実装する場合等の半導体装置の電極から
の引き出し本数が多い場合でも、回路配線上の制約が多
い回路基板上の配線の一部を実装用補助フイルム上に設
けることにより、配線の密集度を緩和できる。[0011] Furthermore, even when there are many leads from the electrodes of the semiconductor device, such as when mounting semiconductors on the same substrate, such as when mounting a semiconductor bare chip and a flat package type semiconductor device on the same substrate, the circuit wiring By providing part of the wiring on the circuit board, which has many restrictions, on the mounting auxiliary film, the density of the wiring can be alleviated.
【図1】本発明の一実施例を示す分解斜視図及び一実施
例に使用する実装用補助フイルムの分解斜視図である。FIG. 1 is an exploded perspective view showing an embodiment of the present invention and an exploded perspective view of a mounting auxiliary film used in the embodiment.
1,9 配線 2 絶縁フイルム 3 位置合わせマーク 4 半導体装置 5 実装用補助フイルム 6 ランド 7 回路基板 10,11,12 電極 13 開孔部 1,9 Wiring 2 Insulating film 3 Alignment mark 4 Semiconductor device 5 Auxiliary film for mounting 6 Land 7 Circuit board 10, 11, 12 Electrode 13 Opening part
Claims (1)
けて積層し前記配線に接続して上面に素子搭載用の電極
及び下面に回路基板接続用の電極を設けた実装用補助フ
イルムと、前記回路基板接続用の電極と接続するランド
を設けて前記実装用補助フイルムを搭載する回路基板と
を有することを特徴とする混成集積回路。1. A mounting auxiliary film comprising a plurality of insulating films laminated with wires provided between the layers, connected to the wires, and provided with an electrode for mounting an element on the upper surface and an electrode for connecting a circuit board on the lower surface; 1. A hybrid integrated circuit comprising: a circuit board on which the mounting auxiliary film is mounted, the circuit board having a land for connection with an electrode for connecting the circuit board.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3085631A JP2697345B2 (en) | 1991-04-18 | 1991-04-18 | Hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3085631A JP2697345B2 (en) | 1991-04-18 | 1991-04-18 | Hybrid integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04318998A true JPH04318998A (en) | 1992-11-10 |
JP2697345B2 JP2697345B2 (en) | 1998-01-14 |
Family
ID=13864186
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3085631A Expired - Lifetime JP2697345B2 (en) | 1991-04-18 | 1991-04-18 | Hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2697345B2 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6371579U (en) * | 1986-10-30 | 1988-05-13 |
-
1991
- 1991-04-18 JP JP3085631A patent/JP2697345B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6371579U (en) * | 1986-10-30 | 1988-05-13 |
Also Published As
Publication number | Publication date |
---|---|
JP2697345B2 (en) | 1998-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6028352A (en) | IC stack utilizing secondary leadframes | |
US7372138B2 (en) | Routing element for use in multi-chip modules, multi-chip modules including the routing element and methods | |
US6501157B1 (en) | Substrate for accepting wire bonded or flip-chip components | |
US6028358A (en) | Package for a semiconductor device and a semiconductor device | |
US7989706B2 (en) | Circuit board with embedded component and method of manufacturing same | |
JPH0697225A (en) | Semiconductor device | |
JP2001185674A (en) | Unit wiring board, wiring board, structure for mounting electronic part, electronic part device, method of mounting for electronic part, and method of manufacturing for electronic part | |
JPH0227838B2 (en) | ||
JPH1168026A (en) | Wiring auxiliary package and printed circuit wiring board structure | |
JP3016910B2 (en) | Semiconductor module structure | |
JP2988045B2 (en) | Bare chip structure and bare chip mounting structure | |
JPH04318998A (en) | Hybrid integrated circuit | |
JPH06216526A (en) | Thin-film multi layer printed circuit board | |
JPH07106503A (en) | Semiconductor device package and semiconductor device | |
JPH0661404A (en) | Semiconductor device | |
JPH08204299A (en) | Wiring structure | |
JP3147165B2 (en) | Circuit device and method of manufacturing the same | |
JPH0517902Y2 (en) | ||
JPH118475A (en) | Multilayered printed wiring board for mounting semiconductor package | |
JPH0286191A (en) | Electronic part fixing apparatus | |
JPH0282691A (en) | Mounting structure of semiconductor device | |
JPH08241935A (en) | Multilayer circuit board | |
JPH04124867A (en) | Semiconductor package | |
JPH0225088A (en) | Multilayer thick film hybrid integrated circuit device | |
JPH06104380A (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19970819 |