JPH0430568A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH0430568A
JPH0430568A JP13784890A JP13784890A JPH0430568A JP H0430568 A JPH0430568 A JP H0430568A JP 13784890 A JP13784890 A JP 13784890A JP 13784890 A JP13784890 A JP 13784890A JP H0430568 A JPH0430568 A JP H0430568A
Authority
JP
Japan
Prior art keywords
insulating film
lower electrode
capacitor part
photoresist process
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13784890A
Other languages
Japanese (ja)
Inventor
Shigeo Chishiki
知識 茂雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Kyushu Ltd
Original Assignee
NEC Kyushu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Kyushu Ltd filed Critical NEC Kyushu Ltd
Priority to JP13784890A priority Critical patent/JPH0430568A/en
Publication of JPH0430568A publication Critical patent/JPH0430568A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

PURPOSE:To To increase circuit operation mergin by enabling capacitance determined by an electrode surface area to be increased and eliminating any trouble on a circuit design by forming a laminating type capacitor part. CONSTITUTION:An impurity diffusin layer 2 is formed by injecting P or As into a capacitor part formation region of a principal surface of a semiconductor substrate 1 by a sleeve diffusion method using a photoresist process. Then, an insulating film 3 comprising SiO2 and the like is formed over the entire surface, and thereafter a contact opening is formed in the diffusion layer 2 through a photoresist process. Then a metal thin film comprising aluminum and polycrystalline silicon is formed on the insulating film 3 and the contact opening, and a lower electrode 4 for storage of electric charges is formed after a photoresist process. Then, a pluarlity of grooves 5 are formed in the lower electrode 4. Then, an insulating film 6 as an interelectrode dielectric of the capacitor part is formed on the lower electrode 4 and the insulating film 3 with SiO2 and the like, and further an upper electrode 7 is formed on the insulating film 6 with aluminum and polycrystalline silicon. Hereby, the capacitor part is employed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関し、特に積み上げ型容量部を有
する半導体装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor device, and particularly to a semiconductor device having a stacked capacitor section.

〔従来の技術〕[Conventional technology]

従来、半導体装置に形成される積み上げ型容量部は、第
2図に示す様に、拡散層上に形成された下部電極4と絶
縁膜6と上部電極7とから構成され、その上部表面はな
めらかとなっており、またバターニングも直線を基調と
してなされており、それぞれのエツチング面は1枚の平
面状に形成されていた。
Conventionally, a stacked capacitor section formed in a semiconductor device is composed of a lower electrode 4 formed on a diffusion layer, an insulating film 6, and an upper electrode 7, as shown in FIG. 2, and the upper surface thereof is smooth. The patterning was also done based on straight lines, and each etched surface was formed into a single plane.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の半導体装置の容量部は表面に凹凸がなく
なめらかであるので、電極の絶縁膜に接する表面積で決
まる容量値が小さく、半導体装置のパターンの微細化が
進み容量部の面積が小さくなるとともに容量値はさらに
小さくなり、回路設計上の障害となったり回路動作のマ
ージンが小さくなると同時に、製造した半導体装置の製
品の歩留や品質の低下をもたらしていた。
Since the capacitive part of the conventional semiconductor device described above has a smooth surface with no unevenness, the capacitance value determined by the surface area in contact with the insulating film of the electrode is small, and as the pattern of semiconductor devices becomes finer, the area of the capacitive part becomes smaller. At the same time, the capacitance value becomes even smaller, which becomes an obstacle in circuit design and reduces the margin of circuit operation, and at the same time causes a decline in the yield and quality of manufactured semiconductor devices.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体装置は、半導体基板上に順次形成された
下部電極と絶縁膜と上部電極とからなる積み上げ型容量
部を有する半導体装置に於て、前記積み上げ型容量部は
凹凸状に形成されているものである。
A semiconductor device of the present invention has a stacked capacitor section including a lower electrode, an insulating film, and an upper electrode sequentially formed on a semiconductor substrate, wherein the stacked capacitor section is formed in an uneven shape. It is something that exists.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図(a)〜(C)は本発明の一実施例を説明するた
めの製造工程順に示した半導体チップの断面図である。
FIGS. 1A to 1C are cross-sectional views of a semiconductor chip shown in the order of manufacturing steps to explain one embodiment of the present invention.

まず第1図(a)に示す様に、フォトレジスト工程を用
いた選択拡散法により、半導体基板1の主表面の容量部
形成領域にPまたはAsを導入し不純物の拡散層2を形
成する。次に全面にS i 02等からなる絶縁膜3を
形成したのち、フォトレジスト工程を経て拡散層2の上
にコンタクト開孔を形成する。
First, as shown in FIG. 1(a), P or As is introduced into the capacitor formation region on the main surface of the semiconductor substrate 1 to form an impurity diffusion layer 2 by selective diffusion using a photoresist process. Next, after forming an insulating film 3 made of SiO2 or the like over the entire surface, contact openings are formed on the diffusion layer 2 through a photoresist process.

次いで第1図(b)に示す様に、絶縁膜3及びコンタク
ト開孔上にアルミニウム、多結晶シリコンなどの金属薄
膜を形成し、かつ、フォトレジスト工程を経て電荷蓄積
用の下部電極4を形成する。次でこの下部電極4に複数
の溝5を形成する。
Next, as shown in FIG. 1(b), a metal thin film such as aluminum or polycrystalline silicon is formed on the insulating film 3 and the contact opening, and a lower electrode 4 for charge storage is formed through a photoresist process. do. Next, a plurality of grooves 5 are formed in this lower electrode 4.

次に第1図(c)に示すように、下部電8ii4と絶縁
JI3の上に容量部の電極間誘電体となるべき絶縁膜6
を5i02等により形成し、さらにその絶縁膜6上にア
ルミニウム、多結晶シリコンなとて上部電極7を形成す
ることにより容量部が完成する。
Next, as shown in FIG. 1(c), an insulating film 6 which is to be a dielectric between the electrodes of the capacitive part is placed on the lower electrode 8ii4 and the insulating JI3.
A capacitor section is completed by forming an upper electrode 7 made of aluminum or polycrystalline silicon on the insulating film 6.

このように本実施例によれば、容量部が凹凸状に形成さ
れているため、容量値は大きくなる。
As described above, according to this embodiment, since the capacitor portion is formed in an uneven shape, the capacitance value becomes large.

〔発明の効果〕〔Effect of the invention〕

以上説明した様に本発明は、積み上げ型容量部を凹凸状
に形成することにより、電極の表面積で決まる容量値を
大きくすることができる。従って、回路設計上の障害を
無くし、回路動作のマージンを大きくとれ、微細パター
ン化にも十分対応できる半導体装置が得られるという効
果がある。
As described above, the present invention can increase the capacitance value determined by the surface area of the electrode by forming the stacked capacitor portion in an uneven shape. Therefore, it is possible to obtain a semiconductor device that eliminates obstacles in circuit design, provides a large margin for circuit operation, and is fully compatible with fine patterning.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)〜(c)は、本発明の一実施例を説明する
ための断面図、第2図は従来例の断面図である。 1・・・半導体基板、2・・・拡散層、3・・・絶縁膜
、4・・・下部電極、5・・・溝、6・・・絶縁膜、7
・・・上部電極。
FIGS. 1(a) to (c) are sectional views for explaining one embodiment of the present invention, and FIG. 2 is a sectional view of a conventional example. DESCRIPTION OF SYMBOLS 1... Semiconductor substrate, 2... Diffusion layer, 3... Insulating film, 4... Lower electrode, 5... Groove, 6... Insulating film, 7
...Top electrode.

Claims (1)

【特許請求の範囲】[Claims]  半導体基板上に順次形成された下部電極と絶縁膜と上
部電極とからなる積み上げ型容量部を有する半導体装置
に於て、前記積み上げ型容量部は凹凸状に形成されてい
ることを特徴とする半導体装置。
A semiconductor device having a stacked capacitor section including a lower electrode, an insulating film, and an upper electrode sequentially formed on a semiconductor substrate, wherein the stacked capacitor section is formed in an uneven shape. Device.
JP13784890A 1990-05-28 1990-05-28 Semiconductor device Pending JPH0430568A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13784890A JPH0430568A (en) 1990-05-28 1990-05-28 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13784890A JPH0430568A (en) 1990-05-28 1990-05-28 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH0430568A true JPH0430568A (en) 1992-02-03

Family

ID=15208222

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13784890A Pending JPH0430568A (en) 1990-05-28 1990-05-28 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH0430568A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100384791B1 (en) * 1995-12-21 2003-08-21 주식회사 하이닉스반도체 Method for manufacturing capacitor semiconductor memory device
US7749852B2 (en) 2005-08-10 2010-07-06 Samsung Electronics Co., Ltd. Methods of forming metal-insulator-metal (MIM) capacitors with passivation layers on dielectric layers

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100384791B1 (en) * 1995-12-21 2003-08-21 주식회사 하이닉스반도체 Method for manufacturing capacitor semiconductor memory device
US7749852B2 (en) 2005-08-10 2010-07-06 Samsung Electronics Co., Ltd. Methods of forming metal-insulator-metal (MIM) capacitors with passivation layers on dielectric layers
US8017490B2 (en) 2005-08-10 2011-09-13 Samsung Electronics Co., Ltd. Methods of forming metal-insulator-metal (MIM) capacitors with passivation layers on dielectric layers

Similar Documents

Publication Publication Date Title
JPH08172171A (en) Manufacture of capacitor for semiconductor device
JPH0430568A (en) Semiconductor device
KR20040057628A (en) Method for fabricating capacitor of semicoductor device
KR100253330B1 (en) Manufacturing method for capacitor
KR100268776B1 (en) A manufacturing method of semiconductor device
JPH05304267A (en) Manufacture of semiconductor integrated circuit device
JPH05190767A (en) Semiconductor device
JP2002368109A (en) Semiconductor device and manufacturing method therefor
KR100413483B1 (en) method for fabricating capacitor in semiconductor device
KR100248806B1 (en) Semiconductor memory device and the manufacturing method thereof
KR100192927B1 (en) Method for manufacturing capacitor of semiconductor device
JPH01283860A (en) Manufacture of semiconductor device
KR960006721B1 (en) Stacked capacitor fabrication process
KR100266020B1 (en) Capacitor and method of fabricating the same
JP2762827B2 (en) Semiconductor device
KR100265992B1 (en) A manufacturing method of capacitor electrode of semiconductor device
KR20000013837A (en) Capacitor forming method for semiconductor element
KR100209705B1 (en) Semiconductor device & manufacturing method
JPH06291276A (en) Semiconductor memory and its manufacture
KR100273282B1 (en) Manufacturing method for semiconductor memory
JPH01101654A (en) Manufacture of semiconductor integrated circuit device
JPS639959A (en) Manufacture of high resistor of polysilicon
JPH01179354A (en) Semiconductor device
KR20000045232A (en) Fabrication method of capacitor lower electrode for semiconductor device
JPH065806A (en) Semiconductor device