JPH043036B2 - - Google Patents
Info
- Publication number
- JPH043036B2 JPH043036B2 JP57059763A JP5976382A JPH043036B2 JP H043036 B2 JPH043036 B2 JP H043036B2 JP 57059763 A JP57059763 A JP 57059763A JP 5976382 A JP5976382 A JP 5976382A JP H043036 B2 JPH043036 B2 JP H043036B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- chip
- memory cell
- holding current
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/005—Circuit means for protection against loss of information of semiconductor storage devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- G11C11/416—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57059763A JPS58177591A (ja) | 1982-04-12 | 1982-04-12 | スタテイツク型半導体記憶装置 |
US06/482,301 US4604729A (en) | 1982-04-12 | 1983-04-05 | Static-type semiconductor memory device |
DE8383302037T DE3378937D1 (en) | 1982-04-12 | 1983-04-12 | Static-type semiconductor memory device |
EP83302037A EP0091815B1 (en) | 1982-04-12 | 1983-04-12 | Static-type semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57059763A JPS58177591A (ja) | 1982-04-12 | 1982-04-12 | スタテイツク型半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58177591A JPS58177591A (ja) | 1983-10-18 |
JPH043036B2 true JPH043036B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-01-21 |
Family
ID=13122630
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57059763A Granted JPS58177591A (ja) | 1982-04-12 | 1982-04-12 | スタテイツク型半導体記憶装置 |
Country Status (4)
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59167895A (ja) * | 1983-03-14 | 1984-09-21 | Nec Corp | 半導体メモリ回路 |
US4796227A (en) * | 1987-03-17 | 1989-01-03 | Schlumberger Systems And Services, Inc. | Computer memory system |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4198698A (en) * | 1978-12-06 | 1980-04-15 | Fairchild Camera And Instrument Corporation | Chip select power-down control circuitry |
JPS5831673B2 (ja) * | 1979-08-22 | 1983-07-07 | 富士通株式会社 | 半導体記憶装置 |
JPS5847793B2 (ja) * | 1979-11-12 | 1983-10-25 | 富士通株式会社 | 半導体記憶装置 |
JPS5712481A (en) * | 1980-06-26 | 1982-01-22 | Mitsubishi Electric Corp | Semiconductor memory device |
-
1982
- 1982-04-12 JP JP57059763A patent/JPS58177591A/ja active Granted
-
1983
- 1983-04-05 US US06/482,301 patent/US4604729A/en not_active Expired - Fee Related
- 1983-04-12 DE DE8383302037T patent/DE3378937D1/de not_active Expired
- 1983-04-12 EP EP83302037A patent/EP0091815B1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
US4604729A (en) | 1986-08-05 |
EP0091815A3 (en) | 1986-02-05 |
EP0091815A2 (en) | 1983-10-19 |
EP0091815B1 (en) | 1989-01-11 |
JPS58177591A (ja) | 1983-10-18 |
DE3378937D1 (en) | 1989-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4337523A (en) | Bipolar memory circuit | |
US4322820A (en) | Semiconductor integrated circuit device | |
JPH0316717B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4625299A (en) | Bipolar random access memory | |
EP0130414B1 (en) | Directory memory | |
JPH043036B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
EP0031009A1 (en) | Multiple access memory cell and its use in a memory array | |
KR910002502B1 (ko) | 복수개의 가변 클램프형 메모리 셀을 구비한 메모리 회로 | |
US4730275A (en) | Circuit for reducing the row select voltage swing in a memory array | |
US4456979A (en) | Static semiconductor memory device | |
EP0023408B1 (en) | Semiconductor memory device including integrated injection logic memory cells | |
US5258951A (en) | Memory having output buffer enable by level comparison and method therefor | |
US4922411A (en) | Memory cell circuit with supplemental current | |
JPH0529993B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4899311A (en) | Clamping sense amplifier for bipolar ram | |
US4853898A (en) | Bipolar ram having state dependent write current | |
US4432076A (en) | Bipolar static semiconductor memory device with a high cell holding margin | |
JPS62141696A (ja) | バイポーラramセル | |
US4701882A (en) | Bipolar RAM cell | |
US4703458A (en) | Circuit for writing bipolar memory cells | |
JPS61294686A (ja) | メモリ回路 | |
JPS6249677B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6142347B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS5880190A (ja) | ダイナミック読取基準電圧発生器 | |
JP2699817B2 (ja) | 半導体メモリ装置 |