JPH0428350U - - Google Patents
Info
- Publication number
- JPH0428350U JPH0428350U JP6851290U JP6851290U JPH0428350U JP H0428350 U JPH0428350 U JP H0428350U JP 6851290 U JP6851290 U JP 6851290U JP 6851290 U JP6851290 U JP 6851290U JP H0428350 U JPH0428350 U JP H0428350U
- Authority
- JP
- Japan
- Prior art keywords
- signal line
- common
- cpu
- circuit
- cpus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6851290U JPH0428350U (en, 2012) | 1990-06-29 | 1990-06-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6851290U JPH0428350U (en, 2012) | 1990-06-29 | 1990-06-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0428350U true JPH0428350U (en, 2012) | 1992-03-06 |
Family
ID=31603013
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6851290U Pending JPH0428350U (en, 2012) | 1990-06-29 | 1990-06-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0428350U (en, 2012) |
-
1990
- 1990-06-29 JP JP6851290U patent/JPH0428350U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU639589B2 (en) | Dynamic bus arbitration with grant sharing each cycle | |
| EP0301501A3 (en) | Fault tolerant digital data processor with improved bus protocol | |
| EP0378427A3 (en) | High speed data transfer on a computer system bus | |
| JPH0574111B2 (en, 2012) | ||
| JPH0428350U (en, 2012) | ||
| EP0382342A3 (en) | Computer system dma transfer | |
| JPS6363940B2 (en, 2012) | ||
| JPH0334148U (en, 2012) | ||
| JPS58101361A (ja) | デ−タ処理装置 | |
| JPH04308955A (ja) | マルチプロセッサ装置 | |
| JPS6130300B2 (en, 2012) | ||
| JPS61165168A (ja) | 割り込み制御方式 | |
| JPH0113575B2 (en, 2012) | ||
| JPS61264463A (ja) | バス制御方式 | |
| JPH03107736U (en, 2012) | ||
| JPH0289543U (en, 2012) | ||
| JPH02201569A (ja) | マイクロプロセッサ間通信方式 | |
| JPS59126330U (ja) | コンピユ−タシステムにおけるバス占有処理回路 | |
| JPH04288654A (ja) | データ伝送方式 | |
| JPH01127040U (en, 2012) | ||
| JPH0424136U (en, 2012) | ||
| JPS59223876A (ja) | コンピユ−タ・ネツトワ−ク | |
| JPH05289984A (ja) | バス拡張回路 | |
| JPS63106227U (en, 2012) | ||
| JPH0589035A (ja) | バス調停方式 |