JPH0424728B2 - - Google Patents

Info

Publication number
JPH0424728B2
JPH0424728B2 JP60065664A JP6566485A JPH0424728B2 JP H0424728 B2 JPH0424728 B2 JP H0424728B2 JP 60065664 A JP60065664 A JP 60065664A JP 6566485 A JP6566485 A JP 6566485A JP H0424728 B2 JPH0424728 B2 JP H0424728B2
Authority
JP
Japan
Prior art keywords
input
bit
bits
arithmetic
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60065664A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61224037A (ja
Inventor
Shinichi Maki
Kiichi Matsuda
Toshihiro Pponma
Yutaka Fukuda
Takeshi Okazaki
Takashi Ito
Osamu Kawai
Toshitaka Tsuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60065664A priority Critical patent/JPS61224037A/ja
Publication of JPS61224037A publication Critical patent/JPS61224037A/ja
Publication of JPH0424728B2 publication Critical patent/JPH0424728B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3816—Accepting numbers of variable word length
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/388—Skewing

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP60065664A 1985-03-29 1985-03-29 多ビツト入力演算素子を用いた演算方式 Granted JPS61224037A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60065664A JPS61224037A (ja) 1985-03-29 1985-03-29 多ビツト入力演算素子を用いた演算方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60065664A JPS61224037A (ja) 1985-03-29 1985-03-29 多ビツト入力演算素子を用いた演算方式

Publications (2)

Publication Number Publication Date
JPS61224037A JPS61224037A (ja) 1986-10-04
JPH0424728B2 true JPH0424728B2 (enrdf_load_stackoverflow) 1992-04-27

Family

ID=13293483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60065664A Granted JPS61224037A (ja) 1985-03-29 1985-03-29 多ビツト入力演算素子を用いた演算方式

Country Status (1)

Country Link
JP (1) JPS61224037A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2651267B2 (ja) * 1990-07-26 1997-09-10 富士通株式会社 演算処理装置及び演算処理方法
JP2601960B2 (ja) * 1990-11-15 1997-04-23 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理方法及びその装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3987291A (en) * 1975-05-01 1976-10-19 International Business Machines Corporation Parallel digital arithmetic device having a variable number of independent arithmetic zones of variable width and location

Also Published As

Publication number Publication date
JPS61224037A (ja) 1986-10-04

Similar Documents

Publication Publication Date Title
US5880985A (en) Efficient combined array for 2n bit n bit multiplications
US6029187A (en) Fast regular multiplier architecture
JPS6132437Y2 (enrdf_load_stackoverflow)
JPH0456339B2 (enrdf_load_stackoverflow)
EP0416869B1 (en) Digital adder/accumulator
US5161119A (en) Weighted-delay column adder and method of organizing same
US6065033A (en) Wallace-tree multipliers using half and full adders
JPH07191832A (ja) ２進数２乗回路
JPH0424728B2 (enrdf_load_stackoverflow)
JPH0317132B2 (enrdf_load_stackoverflow)
JPH0149973B2 (enrdf_load_stackoverflow)
US5327368A (en) Chunky binary multiplier and method of operation
JP3210420B2 (ja) 整数上の乗算回路
SU824203A1 (ru) Устройство дл сложени п-разр дныхдЕС ТичНыХ чиСЕл
JP2524035Y2 (ja) 畳み込み演算回路用乗算器
JPH0628503A (ja) 加算器
JP3612950B2 (ja) 演算装置およびその方法
JPH044612B2 (enrdf_load_stackoverflow)
JP3264280B2 (ja) 乗算装置
SU607216A1 (ru) Устройство дл вычитани дес тичных чисел
JP3417172B2 (ja) 演算回路
JPH0673103B2 (ja) 浮動小数点乗算回路
JPS62196918A (ja) 波形発生装置
JPH05108308A (ja) 乗算回路
JP2002287955A (ja) 乗算回路