JPH0424657Y2 - - Google Patents
Info
- Publication number
- JPH0424657Y2 JPH0424657Y2 JP1990019956U JP1995690U JPH0424657Y2 JP H0424657 Y2 JPH0424657 Y2 JP H0424657Y2 JP 1990019956 U JP1990019956 U JP 1990019956U JP 1995690 U JP1995690 U JP 1995690U JP H0424657 Y2 JPH0424657 Y2 JP H0424657Y2
- Authority
- JP
- Japan
- Prior art keywords
- input
- series
- circuit
- transistors
- series circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990019956U JPH0424657Y2 (enrdf_load_stackoverflow) | 1990-02-28 | 1990-02-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990019956U JPH0424657Y2 (enrdf_load_stackoverflow) | 1990-02-28 | 1990-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02120932U JPH02120932U (enrdf_load_stackoverflow) | 1990-10-01 |
JPH0424657Y2 true JPH0424657Y2 (enrdf_load_stackoverflow) | 1992-06-11 |
Family
ID=31235923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990019956U Expired JPH0424657Y2 (enrdf_load_stackoverflow) | 1990-02-28 | 1990-02-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0424657Y2 (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5815330A (ja) * | 1981-07-21 | 1983-01-28 | Toshiba Corp | 論理集積回路 |
-
1990
- 1990-02-28 JP JP1990019956U patent/JPH0424657Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPH02120932U (enrdf_load_stackoverflow) | 1990-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5349247A (en) | Enhancement circuit and method for ensuring diactuation of a switching device | |
US4845675A (en) | High-speed data latch with zero data hold time | |
EP0471289A1 (en) | High speed output buffer unit preliminarily shifting output voltage level | |
JP2009526423A (ja) | 電圧レベルシフト回路 | |
US4496857A (en) | High speed low power MOS buffer circuit for converting TTL logic signal levels to MOS logic signal levels | |
JPS62154917A (ja) | デジタル回路 | |
US5369315A (en) | High speed signal driving scheme | |
JP2733578B2 (ja) | Cmosラッチ回路 | |
US5237536A (en) | Semiconductor memory device having split operation and capable of reducing power supply noise | |
US5498980A (en) | Ternary/binary converter circuit | |
JP2853407B2 (ja) | 半導体メモリ | |
US5831458A (en) | Output circuit having BiNMOS inverters | |
US4916337A (en) | TTL to CMOS logic level translator | |
JPS6365171B2 (enrdf_load_stackoverflow) | ||
JPH0261821B2 (enrdf_load_stackoverflow) | ||
US5426381A (en) | Latching ECL to CMOS input buffer circuit | |
JP2865256B2 (ja) | バイポーラ・mos論理回路 | |
KR100311973B1 (ko) | 로직 인터페이스 회로 및 이를 이용한 반도체 메모리 장치 | |
JPH0424657Y2 (enrdf_load_stackoverflow) | ||
US3970865A (en) | Pseudo-complementary decode driver | |
US7557617B1 (en) | Digital decoder with complementary outputs | |
JPH0697393A (ja) | 2ポートramセル | |
KR100210734B1 (ko) | 논리 및 레벨 변환 회로 및 반도체 장치 | |
JP3505149B2 (ja) | 3つの異なった電位を有する出力信号を生成するためのデコーダエレメント | |
JP2538628B2 (ja) | 半導体集積回路 |