JPH0423860B2 - - Google Patents

Info

Publication number
JPH0423860B2
JPH0423860B2 JP57122679A JP12267982A JPH0423860B2 JP H0423860 B2 JPH0423860 B2 JP H0423860B2 JP 57122679 A JP57122679 A JP 57122679A JP 12267982 A JP12267982 A JP 12267982A JP H0423860 B2 JPH0423860 B2 JP H0423860B2
Authority
JP
Japan
Prior art keywords
signal
circuit
phase
phase control
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57122679A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5913451A (ja
Inventor
Kunihiro Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP57122679A priority Critical patent/JPS5913451A/ja
Publication of JPS5913451A publication Critical patent/JPS5913451A/ja
Publication of JPH0423860B2 publication Critical patent/JPH0423860B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/227Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2271Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
    • H04L27/2273Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals associated with quadrature demodulation, e.g. Costas loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP57122679A 1982-07-14 1982-07-14 搬送波位相制御装置 Granted JPS5913451A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57122679A JPS5913451A (ja) 1982-07-14 1982-07-14 搬送波位相制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57122679A JPS5913451A (ja) 1982-07-14 1982-07-14 搬送波位相制御装置

Publications (2)

Publication Number Publication Date
JPS5913451A JPS5913451A (ja) 1984-01-24
JPH0423860B2 true JPH0423860B2 (fr) 1992-04-23

Family

ID=14841945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57122679A Granted JPS5913451A (ja) 1982-07-14 1982-07-14 搬送波位相制御装置

Country Status (1)

Country Link
JP (1) JPS5913451A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01136418A (ja) * 1987-11-21 1989-05-29 Nec Corp 搬送波位相制御ループ

Also Published As

Publication number Publication date
JPS5913451A (ja) 1984-01-24

Similar Documents

Publication Publication Date Title
US5809009A (en) Demodulator apparatus for digital radio communication receiver providing pseudo-coherent quadrature demodulation based on periodic estimation of frequency offset
US4912726A (en) Decision timing control circuit
US5499268A (en) Adaptive equalizer capable of compensating for carrier frequency offset
US7248662B2 (en) System and method for deriving symbol timing
JPH1117762A (ja) 交差偏波間干渉補償機能を備えた復調器
JP2634319B2 (ja) コヒーレント無線受信機の周波数制御方法及びその方法を実施する装置
US4091331A (en) Arrangement for compensating carrier phase errors in a receiver for discrete data values
JPH09266499A (ja) デジタル復調回路、最大値検出回路及び受信装置
JPH10308784A (ja) 復調装置
US5524126A (en) Symbol timing recovery using fir data interpolators
JPH02131031A (ja) 復調装置
US20060109940A1 (en) Timing bias compensation for a data receiver with decision-feedback equalizer
JP3778994B2 (ja) ディジタル通信システム
JPS63119348A (ja) デジタル信号処理装置を備えたモデム
US6052413A (en) Apparatus and method for waveform equalization coefficient generation
US4530104A (en) Circuit for reducing errors in a data receiver
US5448201A (en) Clock recovery circuit in π/4 shift quadriphase PSK demodulator
JPH025343B2 (fr)
JPH0423860B2 (fr)
JPH01273464A (ja) オフセット四分割位相シフトキーイング用同期回路
US5825818A (en) Apparatus and method of recovering a timing signal in a transmission apparatus by adjusting tap coefficients
WO1999039485A1 (fr) Recepteur
KR20040046168A (ko) 다중레벨 변조 기법을 위한 타이밍 동기루프 제어 장치를이용한 심볼 타이밍 동기 장치 및 그 방법
EP0131054B1 (fr) Circuit de reduction d'erreurs dans un recepteur de donnees
JPH0897874A (ja) オフセットqpsk復調器