JPH04237128A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH04237128A
JPH04237128A JP547191A JP547191A JPH04237128A JP H04237128 A JPH04237128 A JP H04237128A JP 547191 A JP547191 A JP 547191A JP 547191 A JP547191 A JP 547191A JP H04237128 A JPH04237128 A JP H04237128A
Authority
JP
Japan
Prior art keywords
film
oxygen
bpsg
plasma
silicon substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP547191A
Other languages
Japanese (ja)
Inventor
Yasuhide Den
田 康秀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP547191A priority Critical patent/JPH04237128A/en
Publication of JPH04237128A publication Critical patent/JPH04237128A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

PURPOSE:To enhance the reflowing property of a BPSG film for providing the film with a flat insulating film by a method wherein, the BPSG(boron phos phorus slicate glass film) is formed, oxygen plasma-processed and then heat- treated. CONSTITUTION:Wirings 3 comprising polycrystal silicon are formed on a silicon substrate 1 through the intermediary of an oxide film 2 and then a boron phosphorus silicate glass film (BPSG) 4 is formed on the whole surface by pressure- reduced vapor deposition step. Next, this silicon substrate 1 is mounted on a supporting electrode of a plasma device. Next, the whole surface is oxygen- plasma processed at reduced pressure so that the phophorus in the BPSG film 4 not sufficiently coupled with oxygen may be sufficiently coupled with oxygen. Next, the oxygen-plasma processed silicon substrate 1 is heat-treated in nitrogen atmosphere. Through these procedures, the reflowing property of the BPSG film 4 can be enhanced and thereby an insulating film of which flatness is importantly required in particular can be formed.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は半導体装置の製造方法に
関し、特に平坦性が重要な絶縁膜の形成方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for forming an insulating film in which flatness is important.

【0002】0002

【従来の技術】半導体素子の微細化に伴い多結晶シリコ
ン配線や金属配線の表面に形成される層間絶縁膜は、ま
すますの平坦性が要求されている。現在この層間絶縁膜
にボロンリンケイ酸膜(以下BPSG膜と記す)が多く
用いられており、BPSG膜形成後熱処理によりBPS
G膜をリフローさせ、その表面を平坦にする方法が用い
られている。
BACKGROUND OF THE INVENTION With the miniaturization of semiconductor devices, interlayer insulating films formed on the surfaces of polycrystalline silicon interconnects and metal interconnects are required to have even greater flatness. Currently, a boron phosphosilicate film (hereinafter referred to as BPSG film) is often used for this interlayer insulating film, and BPS is formed by heat treatment after forming the BPSG film.
A method is used in which the G film is reflowed to flatten its surface.

【0003】すなわち図3に示すように、シリコン基板
1の上に酸化膜2を200nmの厚さに形成し、その上
に幅1.0μm,高さ400nm,配線間隔1.0μm
の多結晶シリコンからなる配線3を形成する。次に減圧
気相成長法により原料ガスとしてテトラエトキシシラン
(TEOS),ホスフィン(PH3 ),トリメトキシ
ボロン(TMB)及び酸素を用いて、温度620℃,圧
力0.4Torrで400nmのBPSG膜4を形成す
る。これを900℃の窒素雰囲気中で30分熱処理を行
うと、BPSG膜4はリフローし平坦となる。角度αは
BPSG膜4のリフロー程度を示すもので、この従来法
ではαは22度である。
That is, as shown in FIG. 3, an oxide film 2 with a thickness of 200 nm is formed on a silicon substrate 1, and on top of the oxide film 2 is formed a width of 1.0 μm, a height of 400 nm, and a wiring interval of 1.0 μm.
A wiring 3 made of polycrystalline silicon is formed. Next, using tetraethoxysilane (TEOS), phosphine (PH3), trimethoxyboron (TMB) and oxygen as raw material gases, a BPSG film 4 of 400 nm in thickness was formed at a temperature of 620°C and a pressure of 0.4 Torr using a reduced pressure vapor phase growth method. Form. When this is heat-treated for 30 minutes in a nitrogen atmosphere at 900° C., the BPSG film 4 reflows and becomes flat. The angle α indicates the degree of reflow of the BPSG film 4, and in this conventional method, α is 22 degrees.

【0004】0004

【発明が解決しようとする課題】BPSG膜中でリン(
P)はP2 O5 として存在し、これが次に行う熱処
理工程によりリフロー性を良くする。しかし上述した従
来の方法では、BPSG膜中に酸素と十分に結合してい
ないリンが残るため、リフロー性を悪くしたり、熱処理
後表面にリンが析出する原因になるという問題点があっ
た。
[Problem to be solved by the invention] Phosphorus (
P) exists as P2 O5, which improves reflow properties in the subsequent heat treatment step. However, the conventional method described above has the problem that phosphorus that is not sufficiently bonded with oxygen remains in the BPSG film, which impairs reflow properties and causes phosphorus to precipitate on the surface after heat treatment.

【0005】[0005]

【課題を解決するための手段】本発明の半導体装置の製
造方法は、BPSG膜形成後に酸素プラズマ処理を行い
、次で熱処理を行うものである。
[Means for Solving the Problems] In the method of manufacturing a semiconductor device of the present invention, oxygen plasma treatment is performed after forming a BPSG film, and then heat treatment is performed.

【0006】[0006]

【実施例】次に本発明について図面を参照して説明する
。図1(a),(b)は本発明の一実施例を説明するた
めの半導体チップの断面図、図2は実施例で用いる平行
平板型のプラズマ装置の構成図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings. 1A and 1B are cross-sectional views of a semiconductor chip for explaining an embodiment of the present invention, and FIG. 2 is a configuration diagram of a parallel plate type plasma apparatus used in the embodiment.

【0007】まず図1(a)に示すように、従来と同様
の操作によりシリコン基板1上に厚さ200nmの酸化
膜2を介して多結晶シリコンからなる配線3を形成する
。次で全面に減圧気相成長法により厚さ400nmのB
PSG膜4を形成する。次にこのシリコン基板1を図2
に示したプラズマ装置の保持電極9上に載置する。次で
高周波電源8を用いて保持電極9と対向電極10間にプ
ラズマを発生させ、反応室13内へ酸素供給口11より
酸素を供給して、排気系12により減圧下で酸素プラズ
マ処理を行い、BPSG膜中の十分に酸素として結合し
ていないリンを酸素と結合させる。
First, as shown in FIG. 1(a), a wiring 3 made of polycrystalline silicon is formed on a silicon substrate 1 via an oxide film 2 with a thickness of 200 nm by the same operation as in the conventional method. Next, a B layer with a thickness of 400 nm was deposited on the entire surface by low pressure vapor phase epitaxy.
A PSG film 4 is formed. Next, this silicon substrate 1 is shown in FIG.
It is placed on the holding electrode 9 of the plasma device shown in FIG. Next, plasma is generated between the holding electrode 9 and the counter electrode 10 using the high frequency power source 8, oxygen is supplied into the reaction chamber 13 from the oxygen supply port 11, and oxygen plasma treatment is performed under reduced pressure using the exhaust system 12. , phosphorus which is not sufficiently combined as oxygen in the BPSG film is combined with oxygen.

【0008】次に図1(b)に示すように、このように
酸素プラズマ処理を行ったシリコン基板1を900℃の
窒素雰囲気中で熱処理を行なう。図中に示す角度αは図
3と同様BPSG膜のリフロー程度を示すものであり、
本実施例による方法ではαは10度であった。このこと
は、酸素プラズマ処理がリフロー性向上に大きな効果が
あることを示している。
Next, as shown in FIG. 1(b), the silicon substrate 1 which has been subjected to the oxygen plasma treatment in this manner is subjected to heat treatment in a nitrogen atmosphere at 900.degree. The angle α shown in the figure indicates the degree of reflow of the BPSG film, as in FIG.
In the method according to this example, α was 10 degrees. This shows that oxygen plasma treatment has a great effect on improving reflow properties.

【0009】尚、上記実施例においては、プラズマ処理
に平行平板型のプラズマ装置を用いた場合について説明
したが、外部電極方式の円筒型プラズマ装置を用いても
よいことは勿論である。
[0009] In the above embodiment, a parallel plate type plasma apparatus is used for plasma processing, but it goes without saying that an external electrode type cylindrical plasma apparatus may also be used.

【0010】0010

【発明の効果】以上説明したように本発明は、BPSG
膜形成後酸素プラズマ処理を行い、次に熱処理を行うこ
とにより、BPSG膜のリフロー性を向上させることが
できるため、より平坦な絶縁膜を有する半導体装置が得
られるという効果がある。
[Effects of the Invention] As explained above, the present invention provides BPSG
By performing oxygen plasma treatment after film formation and then performing heat treatment, the reflow properties of the BPSG film can be improved, which has the effect that a semiconductor device having a flatter insulating film can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例を説明するための半導体チッ
プの断面図である。
FIG. 1 is a cross-sectional view of a semiconductor chip for explaining one embodiment of the present invention.

【図2】本発明の実施例に用いるプラズマ装置の構成図
である。
FIG. 2 is a configuration diagram of a plasma device used in an example of the present invention.

【図3】従来の半導体装置の製造方法を説明するための
半導体チップの断面図である。
FIG. 3 is a cross-sectional view of a semiconductor chip for explaining a conventional method of manufacturing a semiconductor device.

【符号の説明】[Explanation of symbols]

1    シリコン基板 2    酸化膜 3    配線 4    BPSG膜 8    高周波電源 9    保持電極 10    対向電極 11    酸素供給口 12    排気系 13    反応室 1 Silicon substrate 2 Oxide film 3 Wiring 4 BPSG film 8 High frequency power supply 9 Holding electrode 10 Counter electrode 11 Oxygen supply port 12 Exhaust system 13 Reaction chamber

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】  半導体基板上にボロンリンケイ酸膜を
形成したのち酸素プラズマ処理を施す工程と、前記半導
体基板に熱処理を施す工程とを有することを特徴とする
半導体装置の製造方法。
1. A method for manufacturing a semiconductor device, comprising the steps of forming a boronphosphosilicate film on a semiconductor substrate and then subjecting it to oxygen plasma treatment, and subjecting the semiconductor substrate to heat treatment.
JP547191A 1991-01-22 1991-01-22 Manufacture of semiconductor device Pending JPH04237128A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP547191A JPH04237128A (en) 1991-01-22 1991-01-22 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP547191A JPH04237128A (en) 1991-01-22 1991-01-22 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH04237128A true JPH04237128A (en) 1992-08-25

Family

ID=11612161

Family Applications (1)

Application Number Title Priority Date Filing Date
JP547191A Pending JPH04237128A (en) 1991-01-22 1991-01-22 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH04237128A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218009A (en) * 1991-10-30 1993-08-27 Samsung Electron Co Ltd Formation method of interlayer insulating film of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218009A (en) * 1991-10-30 1993-08-27 Samsung Electron Co Ltd Formation method of interlayer insulating film of semiconductor device

Similar Documents

Publication Publication Date Title
JPH0936116A (en) Multilayer wiring forming method
CN101868566A (en) Process for producing single crystal SiC substrate and single crystal SiC substrate produced by the process
JPH06333857A (en) Device and method for forming film
JPH04237128A (en) Manufacture of semiconductor device
JP2702430B2 (en) Method for manufacturing semiconductor device
JP2830705B2 (en) Method for manufacturing semiconductor device
JPH05291415A (en) Production of semiconductor device
JP2924303B2 (en) Plasma vapor deposition equipment
JPH01151249A (en) Manufacture of semiconductor device
JPS59191354A (en) Manufacture of semiconductor device
JPH03157930A (en) Manufacture of semiconductor device
JPS62281433A (en) Manufacture of semiconductor device
JPH04129223A (en) Manufacture of semiconductor device
JPH08204004A (en) Manufacturing method for semiconductor device
JPH0336727A (en) Manufacture of semiconductor device
JPH0529229A (en) Plasma cvd device
JPH0629413A (en) Method and apparatus for manufacturing semiconductor device
JPH06151415A (en) Manufacturing method of semiconductor device
KR19980037185A (en) Method of forming interlayer insulating film of semiconductor device
KR19980038453A (en) Method of forming interlayer insulating film of semiconductor device
JPH0669200A (en) Manufacture of semiconductor device
US20030216055A1 (en) Method for manufacturing a semiconductor device
JPH04144231A (en) Manufacture of semiconductor device
JPS6329521A (en) Formation of film and apparatus therefor
JPS6279626A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20000201