JPH0421350B2 - - Google Patents
Info
- Publication number
- JPH0421350B2 JPH0421350B2 JP61117252A JP11725286A JPH0421350B2 JP H0421350 B2 JPH0421350 B2 JP H0421350B2 JP 61117252 A JP61117252 A JP 61117252A JP 11725286 A JP11725286 A JP 11725286A JP H0421350 B2 JPH0421350 B2 JP H0421350B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- film
- region
- gate
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61117252A JPS6271268A (ja) | 1986-05-23 | 1986-05-23 | 半導体装置の製法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61117252A JPS6271268A (ja) | 1986-05-23 | 1986-05-23 | 半導体装置の製法 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6394179A Division JPS55156370A (en) | 1979-05-25 | 1979-05-25 | Manufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6271268A JPS6271268A (ja) | 1987-04-01 |
| JPH0421350B2 true JPH0421350B2 (en:Method) | 1992-04-09 |
Family
ID=14707161
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61117252A Granted JPS6271268A (ja) | 1986-05-23 | 1986-05-23 | 半導体装置の製法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6271268A (en:Method) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2997123B2 (ja) * | 1992-04-03 | 2000-01-11 | 株式会社東芝 | 半導体装置の製造方法 |
-
1986
- 1986-05-23 JP JP61117252A patent/JPS6271268A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6271268A (ja) | 1987-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0219980B2 (en:Method) | ||
| US6608346B2 (en) | Method and structure for an improved floating gate memory cell | |
| US5079603A (en) | Semiconductor memory device | |
| US5504706A (en) | Low voltage Fowler-Nordheim flash EEPROM memory array utilizing single level poly cells | |
| US5493138A (en) | Single transistor non-volatile electrically alterable semiconductor memory device | |
| KR101309876B1 (ko) | 비휘발성 메모리 어레이 | |
| US5340760A (en) | Method of manufacturing EEPROM memory device | |
| KR100364040B1 (ko) | 반도체 기억 장치 및 그 제조 방법 | |
| US5189497A (en) | Semiconductor memory device | |
| US6696723B2 (en) | Electrically erasable, programmable, non-volatile memory device compatible with a CMOS/SOI production process | |
| US6621733B2 (en) | Segmented bit line EEPROM page architecture | |
| US5252505A (en) | Method for manufacturing a semiconductor device | |
| US5472891A (en) | Method of manufacturing a semiconductor device | |
| US4586065A (en) | MNOS memory cell without sidewalk | |
| US5348898A (en) | Semiconductor device and method for manufacturing the same | |
| JPH09505945A (ja) | フラッシュ・イーピーロム・トランジスタ・アレイおよびその製造方法 | |
| JPH0368543B2 (en:Method) | ||
| JPH0543301B2 (en:Method) | ||
| JPH0421350B2 (en:Method) | ||
| JPH0157508B2 (en:Method) | ||
| JP3162472B2 (ja) | 不揮発性半導体記憶装置 | |
| JPH02356A (ja) | 半導体装置 | |
| JPH023182A (ja) | 半導体記憶回路装置 | |
| JP2786629B2 (ja) | 不揮発性半導体メモリ装置 | |
| JPH02358A (ja) | 半導体記憶回路装置 |