JPH0420143U - - Google Patents
Info
- Publication number
- JPH0420143U JPH0420143U JP5976990U JP5976990U JPH0420143U JP H0420143 U JPH0420143 U JP H0420143U JP 5976990 U JP5976990 U JP 5976990U JP 5976990 U JP5976990 U JP 5976990U JP H0420143 U JPH0420143 U JP H0420143U
- Authority
- JP
- Japan
- Prior art keywords
- relay
- board
- under test
- cpu
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5976990U JPH0420143U (cs) | 1990-06-06 | 1990-06-06 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5976990U JPH0420143U (cs) | 1990-06-06 | 1990-06-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0420143U true JPH0420143U (cs) | 1992-02-20 |
Family
ID=31586562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5976990U Pending JPH0420143U (cs) | 1990-06-06 | 1990-06-06 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0420143U (cs) |
-
1990
- 1990-06-06 JP JP5976990U patent/JPH0420143U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0420143U (cs) | ||
| JPS5851333U (ja) | プログラム処理装置 | |
| JPS59119644U (ja) | ゲ−トアレ−ｉｃ | |
| JPS58195302U (ja) | テストモジユ−ル | |
| JPH0277752U (cs) | ||
| JPS59160351U (ja) | 電源制御型ｃｐｕ装置 | |
| JPS64141U (cs) | ||
| JPS59169633U (ja) | バツフア回路 | |
| JPH0455646U (cs) | ||
| JPS62175336U (cs) | ||
| JPH0354641A (ja) | ランダムメモリモニタ | |
| JPH04278646A (ja) | ピギーバック・チップ | |
| JPH0436655U (cs) | ||
| JPS6324755U (cs) | ||
| JPS6071962U (ja) | 動作モ−ド設定装置 | |
| JPS58124821U (ja) | デ−タ入力装置 | |
| JPH01174952U (cs) | ||
| JPS60124158U (ja) | 通話路制御装置試験機 | |
| JPS6011547U (ja) | モデム | |
| JPH0323894U (cs) | ||
| JPS5851336U (ja) | ダイレクト・メモリ・アクセス制御回路 | |
| JPS6445399U (cs) | ||
| JPS5941767U (ja) | 試験信号印加判定回路 | |
| JPH03232050A (ja) | マルチｃｐｕ回路 | |
| JPH01116839A (ja) | ディジタル信号処理装置 |