JPH0414373B2 - - Google Patents

Info

Publication number
JPH0414373B2
JPH0414373B2 JP60033448A JP3344885A JPH0414373B2 JP H0414373 B2 JPH0414373 B2 JP H0414373B2 JP 60033448 A JP60033448 A JP 60033448A JP 3344885 A JP3344885 A JP 3344885A JP H0414373 B2 JPH0414373 B2 JP H0414373B2
Authority
JP
Japan
Prior art keywords
storage device
data
request
store
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60033448A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61193245A (ja
Inventor
Takashi Kumagai
Makoto Kishi
Toshihisa Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60033448A priority Critical patent/JPS61193245A/ja
Publication of JPS61193245A publication Critical patent/JPS61193245A/ja
Publication of JPH0414373B2 publication Critical patent/JPH0414373B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP60033448A 1985-02-21 1985-02-21 記憶制御方式 Granted JPS61193245A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60033448A JPS61193245A (ja) 1985-02-21 1985-02-21 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60033448A JPS61193245A (ja) 1985-02-21 1985-02-21 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS61193245A JPS61193245A (ja) 1986-08-27
JPH0414373B2 true JPH0414373B2 (en, 2012) 1992-03-12

Family

ID=12386814

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60033448A Granted JPS61193245A (ja) 1985-02-21 1985-02-21 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS61193245A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01142846A (ja) * 1987-11-28 1989-06-05 Nippon Telegr & Teleph Corp <Ntt> 情報処理装置のキャッシュメモリ制御方式
JP2008267589A (ja) * 2007-04-18 2008-11-06 Koji Morishige スチールベルト

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6020254A (ja) * 1983-07-15 1985-02-01 Nec Corp デ−タ処理装置

Also Published As

Publication number Publication date
JPS61193245A (ja) 1986-08-27

Similar Documents

Publication Publication Date Title
JP3289661B2 (ja) キャッシュメモリシステム
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
US6199142B1 (en) Processor/memory device with integrated CPU, main memory, and full width cache and associated method
US6728823B1 (en) Cache connection with bypassing feature
JPH10133947A (ja) 統合されたプロセッサ・メモリ装置
JP2005535038A (ja) 内部ロウキャッシングを有するメモリハブおよびアクセス方法。
US5524225A (en) Cache system and method for providing software controlled writeback
US4419725A (en) Cache/disk subsystem with tagalong copy
WO2005066798A1 (en) A protocol for maitaining cache coherency in a cmp
JPH08185355A (ja) データメモリおよびその動作方法
JPH0319976B2 (en, 2012)
JP2716350B2 (ja) 電子データ記憶システム
US6704820B1 (en) Unified cache port consolidation
JPH0414373B2 (en, 2012)
JP2580263B2 (ja) バッファ記憶装置
JP2645477B2 (ja) マイクロプロセッサ及びそのキャッシュメモリ
US5546560A (en) Device and method for reducing bus activity in a computer system having multiple bus-masters
JP2502406B2 (ja) 記憶制御方式およびデ―タ処理装置
EP0604030A2 (en) Copy back cache tag memory
US7840757B2 (en) Method and apparatus for providing high speed memory for a processing unit
JPH04195563A (ja) メモリシステムの制御装置
JP3155840B2 (ja) マイクロプロセッサ
JPH01279342A (ja) キャッシュ制御方式
JPH06208539A (ja) 高速データ転送方式
JPH0340149A (ja) データ処理装置