JPH039426B2 - - Google Patents
Info
- Publication number
- JPH039426B2 JPH039426B2 JP54097282A JP9728279A JPH039426B2 JP H039426 B2 JPH039426 B2 JP H039426B2 JP 54097282 A JP54097282 A JP 54097282A JP 9728279 A JP9728279 A JP 9728279A JP H039426 B2 JPH039426 B2 JP H039426B2
- Authority
- JP
- Japan
- Prior art keywords
- socket
- prom
- circuit device
- pins
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9728279A JPS5622973A (en) | 1979-08-01 | 1979-08-01 | Discriminating device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9728279A JPS5622973A (en) | 1979-08-01 | 1979-08-01 | Discriminating device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5622973A JPS5622973A (en) | 1981-03-04 |
| JPH039426B2 true JPH039426B2 (enrdf_load_stackoverflow) | 1991-02-08 |
Family
ID=14188148
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9728279A Granted JPS5622973A (en) | 1979-08-01 | 1979-08-01 | Discriminating device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5622973A (enrdf_load_stackoverflow) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS592180B2 (ja) * | 1975-10-06 | 1984-01-17 | 株式会社日立製作所 | ハンドウタイシユウセキカイロソウチ |
| JPS5483381A (en) * | 1977-12-16 | 1979-07-03 | Hitachi Ltd | Detection method of integrated circuit insertion direction |
-
1979
- 1979-08-01 JP JP9728279A patent/JPS5622973A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5622973A (en) | 1981-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100193307B1 (ko) | 선택기 회로 | |
| US4418403A (en) | Semiconductor memory cell margin test circuit | |
| US4821238A (en) | Semiconductor memory device having test pattern generating circuit | |
| US5880593A (en) | On-chip substrate regulator test mode | |
| EP0802632B1 (en) | Auto-reset circuit with improved testability | |
| KR20040088570A (ko) | 데이터의 올바르지 않은 저장을 방지하는 제품과 방법 | |
| JP2914346B2 (ja) | 半導体装置 | |
| US6882203B2 (en) | Latch circuit for holding detection state of a signal | |
| US7395464B2 (en) | Memory circuit having a controllable output drive | |
| TWI861783B (zh) | 記憶體測試裝置以及減少記憶體產品測試故障的方法 | |
| US6271692B1 (en) | Semiconductor integrated circuit | |
| KR100319029B1 (ko) | 시험 모드 선택용 과전압 검출 회로 | |
| JPH039426B2 (enrdf_load_stackoverflow) | ||
| US7760566B2 (en) | Semiconductor memory device for preventing supply of excess specific stress item and test method thereof | |
| US6822470B2 (en) | On-chip substrate regulator test mode | |
| KR100237119B1 (ko) | 반도체 집적 회로 장치 | |
| JP2000009808A (ja) | 半導体装置および液晶駆動装置 | |
| JPH08264917A (ja) | ２つの集積回路を有する基板 | |
| JP3170583B2 (ja) | 半導体集積回路試験方法及び装置 | |
| KR100689804B1 (ko) | 반도체 메모리 장치의 고전압 발생회로 | |
| US7855570B2 (en) | Semiconductor device for performing mount test in response to internal test mode signals | |
| JP2842840B2 (ja) | 半導体装置のバーンイン試験装置 | |
| KR100234721B1 (ko) | 파워다운검출회로 | |
| JP3194740B2 (ja) | リーク電流測定可能な半導体集積回路 | |
| JP2582154Y2 (ja) | 半導体装置 |