JPH0386451U - - Google Patents
Info
- Publication number
- JPH0386451U JPH0386451U JP14686489U JP14686489U JPH0386451U JP H0386451 U JPH0386451 U JP H0386451U JP 14686489 U JP14686489 U JP 14686489U JP 14686489 U JP14686489 U JP 14686489U JP H0386451 U JPH0386451 U JP H0386451U
- Authority
- JP
- Japan
- Prior art keywords
- address
- loaded
- emulation memory
- program
- bugged
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14686489U JPH0386451U (en, 2012) | 1989-12-20 | 1989-12-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14686489U JPH0386451U (en, 2012) | 1989-12-20 | 1989-12-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0386451U true JPH0386451U (en, 2012) | 1991-09-02 |
Family
ID=31693406
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14686489U Pending JPH0386451U (en, 2012) | 1989-12-20 | 1989-12-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0386451U (en, 2012) |
-
1989
- 1989-12-20 JP JP14686489U patent/JPH0386451U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0386451U (en, 2012) | ||
| JPS5942343B2 (ja) | トレ−ス情報ロギング方法 | |
| JPS6020250A (ja) | プログラムデイレイトレ−ス方式 | |
| JPS59229651A (ja) | システム開発装置 | |
| JPS59108942U (ja) | コンピユ−タシステムの自己診断装置 | |
| JPH0217552A (ja) | 性能データ計測方式 | |
| JPS61121146A (ja) | メモリプロテクト方式 | |
| JPS5921062B2 (ja) | メモリ競合制御方式 | |
| JPH026344U (en, 2012) | ||
| JPS6116648U (ja) | マイクロプログラム制御式情報処理装置 | |
| JPH0214741B2 (en, 2012) | ||
| JPH01133645U (en, 2012) | ||
| JPS596202U (ja) | シ−ケンス制御装置 | |
| JPS6151548U (en, 2012) | ||
| JPH0482735U (en, 2012) | ||
| JPH04242455A (ja) | プロセッサ間通信トレース回路 | |
| JPS60100853U (ja) | 入出力事象記録機構 | |
| JPS6048566A (ja) | メモリバスアクセス方式 | |
| JPH0258156A (ja) | データ処理装置 | |
| JPH02310749A (ja) | キャッシュ・メインメモリ制御方式 | |
| JPS6224342A (ja) | メモリ−デ−タ保護回路内蔵制御装置 | |
| JPH02140670U (en, 2012) | ||
| JPH0390946A (ja) | 記憶装置 | |
| JPS6044140U (ja) | マイクロプロセッサ等のデバッグ装置 | |
| JPH0250774U (en, 2012) |