JPH0379903B2 - - Google Patents

Info

Publication number
JPH0379903B2
JPH0379903B2 JP55041436A JP4143680A JPH0379903B2 JP H0379903 B2 JPH0379903 B2 JP H0379903B2 JP 55041436 A JP55041436 A JP 55041436A JP 4143680 A JP4143680 A JP 4143680A JP H0379903 B2 JPH0379903 B2 JP H0379903B2
Authority
JP
Japan
Prior art keywords
bit
sample
bits
character
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55041436A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56138349A (en
Inventor
Kazuo Imai
Kenichi Yukimatsu
Toshiro Mizuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP4143680A priority Critical patent/JPS56138349A/ja
Publication of JPS56138349A publication Critical patent/JPS56138349A/ja
Publication of JPH0379903B2 publication Critical patent/JPH0379903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)
JP4143680A 1980-03-31 1980-03-31 Reception system of start-stop synchronism character Granted JPS56138349A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4143680A JPS56138349A (en) 1980-03-31 1980-03-31 Reception system of start-stop synchronism character

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4143680A JPS56138349A (en) 1980-03-31 1980-03-31 Reception system of start-stop synchronism character

Publications (2)

Publication Number Publication Date
JPS56138349A JPS56138349A (en) 1981-10-28
JPH0379903B2 true JPH0379903B2 (enrdf_load_stackoverflow) 1991-12-20

Family

ID=12608314

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4143680A Granted JPS56138349A (en) 1980-03-31 1980-03-31 Reception system of start-stop synchronism character

Country Status (1)

Country Link
JP (1) JPS56138349A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013017162A (ja) * 2011-06-07 2013-01-24 Canon Inc 送信装置、受信装置、シリアル通信装置、及び、その装置を備えた記録装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011244241A (ja) * 2010-05-19 2011-12-01 Mitsubishi Electric Corp 受信機、通信システム及び受信方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013017162A (ja) * 2011-06-07 2013-01-24 Canon Inc 送信装置、受信装置、シリアル通信装置、及び、その装置を備えた記録装置

Also Published As

Publication number Publication date
JPS56138349A (en) 1981-10-28

Similar Documents

Publication Publication Date Title
EP0659001B1 (en) Parallel data transmission system using specific pattern for synchronisation
US4665517A (en) Method of coding to minimize delay at a communication node
US4730346A (en) Method and apparatus for extracting a predetermined bit pattern from a serial bit stream
GB1561369A (en) Binary data receiver
JPH0817403B2 (ja) デジタルデータ流中のパケットの境界を検出する方法および装置
JPH0379903B2 (enrdf_load_stackoverflow)
RU2658147C1 (ru) Устройство для распаковки данных
EP0530030B1 (en) Circuit for detecting a synchronizing signal in frame synchronized data transmission
US4785464A (en) Method and device for regenerating the integrity of the bit rate in a plesiosynchronous system
JPH0439818B2 (enrdf_load_stackoverflow)
US6246736B1 (en) Digital signal framing systems and methods
JPS59134943A (ja) デ−タ通信システム
CN113364738B (zh) 基于低速时钟的高速ft3报文动态自适应接收方法及系统
USRE34241E (en) Method and apparatus for extracting a predetermined pattern from a serial bit stream
JPH0152937B2 (enrdf_load_stackoverflow)
JP2562682B2 (ja) シリアルデータ通信システムにおけるエラー検出方式
JPS5815987B2 (ja) フレ−ム同期方式
SU653757A1 (ru) Многоканальное устройство дл передачи и приема дискретной информации
US4209662A (en) Circuit arrangement for scanning the character elements of characters at arbitrarily determinable points, in particular for the correction of teletypewriter characters
SU932638A1 (ru) Устройство групповой синхронизации
SU987836A1 (ru) Устройство цикловой синхронизации
SU1073788A1 (ru) Устройство дл мажоритарного декодировани
JPS593056B2 (ja) 同期方式
JPH01261952A (ja) データ信号の固定長フレーム伝送方式
SU1566500A1 (ru) Устройство цикловой синхронизации