JPH0376557B2 - - Google Patents
Info
- Publication number
- JPH0376557B2 JPH0376557B2 JP59132366A JP13236684A JPH0376557B2 JP H0376557 B2 JPH0376557 B2 JP H0376557B2 JP 59132366 A JP59132366 A JP 59132366A JP 13236684 A JP13236684 A JP 13236684A JP H0376557 B2 JPH0376557 B2 JP H0376557B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- stage
- register
- control
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59132366A JPS6111997A (ja) | 1984-06-27 | 1984-06-27 | レジスタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59132366A JPS6111997A (ja) | 1984-06-27 | 1984-06-27 | レジスタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6111997A JPS6111997A (ja) | 1986-01-20 |
JPH0376557B2 true JPH0376557B2 (de) | 1991-12-05 |
Family
ID=15079686
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59132366A Granted JPS6111997A (ja) | 1984-06-27 | 1984-06-27 | レジスタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6111997A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04315893A (ja) * | 1991-04-15 | 1992-11-06 | Nec Corp | メモリ回路 |
-
1984
- 1984-06-27 JP JP59132366A patent/JPS6111997A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6111997A (ja) | 1986-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
US4649512A (en) | Interface circuit having a shift register inserted between a data transmission unit and a data reception unit | |
US4748588A (en) | Fast data synchronizer | |
JPH02273856A (ja) | システムバス制御方法 | |
EP0416513B1 (de) | FIFO-Speicher | |
JPS6364413A (ja) | 逐次近似レジスタ | |
US3117307A (en) | Information storage apparatus | |
US5663994A (en) | Two cycle asynchronous FIFO queue | |
US4090256A (en) | First-in-first-out register implemented with single rank storage elements | |
US5179688A (en) | Queue system with uninterrupted transfer of data through intermediate locations to selected queue location | |
JPH0376557B2 (de) | ||
JPS5936390A (ja) | レジスタ回路 | |
US3543243A (en) | Data receiving arrangement | |
JPH0376558B2 (de) | ||
US5598552A (en) | Error free data transfers | |
JPS5947394B2 (ja) | 可変長二次元シストレジスタ | |
JPS6043592B2 (ja) | 大容量スタテイツクシフトレジスタ | |
JP2667702B2 (ja) | ポインタリセット方式 | |
JPH0290795A (ja) | 時分割スイッチ制御装置 | |
JP2897774B2 (ja) | 出力セレクト回路 | |
SU1332384A2 (ru) | Буферное запоминающее устройство | |
SU1725237A1 (ru) | Устройство дл селекции признаков объектов | |
JPH058516B2 (de) | ||
JPS63118965A (ja) | Dmaワ−ド転送方式 | |
JPH04321993A (ja) | 記憶制御装置 |