JPH0365572B2 - - Google Patents

Info

Publication number
JPH0365572B2
JPH0365572B2 JP16460385A JP16460385A JPH0365572B2 JP H0365572 B2 JPH0365572 B2 JP H0365572B2 JP 16460385 A JP16460385 A JP 16460385A JP 16460385 A JP16460385 A JP 16460385A JP H0365572 B2 JPH0365572 B2 JP H0365572B2
Authority
JP
Japan
Prior art keywords
gate
mos transistor
output
terminal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16460385A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6225326A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16460385A priority Critical patent/JPS6225326A/ja
Publication of JPS6225326A publication Critical patent/JPS6225326A/ja
Publication of JPH0365572B2 publication Critical patent/JPH0365572B2/ja
Granted legal-status Critical Current

Links

JP16460385A 1985-07-25 1985-07-25 半加算器 Granted JPS6225326A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16460385A JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16460385A JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Publications (2)

Publication Number Publication Date
JPS6225326A JPS6225326A (ja) 1987-02-03
JPH0365572B2 true JPH0365572B2 (enExample) 1991-10-14

Family

ID=15796315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16460385A Granted JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Country Status (1)

Country Link
JP (1) JPS6225326A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100437841B1 (ko) * 2002-01-02 2004-06-30 주식회사 하이닉스반도체 반가산기 회로
KR20050081407A (ko) * 2004-02-13 2005-08-19 삼성전자주식회사 부스 알고리즘을 이용한 곱셈기의 인코더

Also Published As

Publication number Publication date
JPS6225326A (ja) 1987-02-03

Similar Documents

Publication Publication Date Title
US4523292A (en) Complementary FET ripple carry binary adder circuit
US5151875A (en) MOS array multiplier cell
US4363107A (en) Binary multiplication cell circuit
KR100449963B1 (ko) 가산 회로 및 이를 구비한 승산 회로
US20010043084A1 (en) Semiconductor integrated circuit apparatus
US4471454A (en) Fast, efficient, small adder
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
JPH0761002B2 (ja) 集積回路
JPH0548488B2 (enExample)
JPS595349A (ja) 加算器
US4709346A (en) CMOS subtractor
US4651296A (en) High speed CMOS FET full-adder circuit
US6066978A (en) Partial product generating circuit
JPH0365572B2 (enExample)
EP0224841B1 (en) Logic arithmetic circuit
US4999804A (en) Full adder with short signal propagation path
US4583192A (en) MOS full adder circuit
EP0221922A1 (en) Cmos full adder cell e.g. for multiplier array
US4839849A (en) Ripple-carry adder
JP2529083B2 (ja) キャリ―伝播回路
JP3269733B2 (ja) 半導体装置
JPH04227534A (ja) アレイ乗算器
KR890001225B1 (ko) 고속 익스클루시브 오아게이트를 이용한 시모오스 가산기
Suri et al. High performance and power efficient 32-bit carry select adder using hybrid PTL/CMOS logic style
Alam et al. Design and Implementation of Pipelined 4-Bit Binary Multiplier Using MGDI Technique

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term