JPH036536B2 - - Google Patents

Info

Publication number
JPH036536B2
JPH036536B2 JP58064732A JP6473283A JPH036536B2 JP H036536 B2 JPH036536 B2 JP H036536B2 JP 58064732 A JP58064732 A JP 58064732A JP 6473283 A JP6473283 A JP 6473283A JP H036536 B2 JPH036536 B2 JP H036536B2
Authority
JP
Japan
Prior art keywords
address
memory
storage
divided storage
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58064732A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59189461A (ja
Inventor
Shuji Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6473283A priority Critical patent/JPS59189461A/ja
Publication of JPS59189461A publication Critical patent/JPS59189461A/ja
Publication of JPH036536B2 publication Critical patent/JPH036536B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP6473283A 1983-04-13 1983-04-13 記憶装置制御方式 Granted JPS59189461A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6473283A JPS59189461A (ja) 1983-04-13 1983-04-13 記憶装置制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6473283A JPS59189461A (ja) 1983-04-13 1983-04-13 記憶装置制御方式

Publications (2)

Publication Number Publication Date
JPS59189461A JPS59189461A (ja) 1984-10-27
JPH036536B2 true JPH036536B2 (enExample) 1991-01-30

Family

ID=13266613

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6473283A Granted JPS59189461A (ja) 1983-04-13 1983-04-13 記憶装置制御方式

Country Status (1)

Country Link
JP (1) JPS59189461A (enExample)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5211248B2 (enExample) * 1973-05-11 1977-03-30
JPS53136930A (en) * 1977-05-06 1978-11-29 Fujitsu Ltd System structure connection control system

Also Published As

Publication number Publication date
JPS59189461A (ja) 1984-10-27

Similar Documents

Publication Publication Date Title
US5566122A (en) Memory array using selective device activation
US5421000A (en) Memory subsystem having a static row memory and a dynamic RAM
US5907512A (en) Mask write enablement for memory devices which permits selective masked enablement of plural segments
EP1723526B1 (en) Dynamic command and/or address mirroring system and method for memory modules
US8064237B2 (en) Identifying and accessing individual memory devices in a memory channel
US5684973A (en) Expandable memory system and method for interleaving addresses among memory banks of different speeds and sizes
US5329489A (en) DRAM having exclusively enabled column buffer blocks
JPH0660640A (ja) 半導体メモリ装置
KR100822617B1 (ko) 컴퓨터 시스템
JPS61161562A (ja) 階層メモリ・システム
US5920512A (en) Dynamic address remapping decoder
JPH0114614B2 (enExample)
US6470417B1 (en) Emulation of next generation DRAM technology
US5745914A (en) Technique for converting system signals from one address configuration to a different address configuration
US5155834A (en) Reference and change table storage system for virtual memory data processing system having a plurality of processors accessing common memory
US7849276B2 (en) Host memory interface for a parallel processor
JPS58129555U (ja) インタ−リ−ブされた主記憶装置を具えたデ−タ処理システム
US5517442A (en) Random access memory and an improved bus arrangement therefor
US4594690A (en) Digital storage apparatus including sections exhibiting different access speeds
US5963468A (en) Low latency memories and systems using the same
CA2079690A1 (en) Architecture and method for combining static cache memory and dynamic main memory on the same chip (cdram)
JPH0438014B2 (enExample)
US5530934A (en) Dynamic memory address line decoding
JPH036536B2 (enExample)
KR0167685B1 (ko) 상이한 속도를 가진 메모리 어레이 뱅크를 구비한 반도체 메모리 장치