JPH0363851B2 - - Google Patents

Info

Publication number
JPH0363851B2
JPH0363851B2 JP58501982A JP50198283A JPH0363851B2 JP H0363851 B2 JPH0363851 B2 JP H0363851B2 JP 58501982 A JP58501982 A JP 58501982A JP 50198283 A JP50198283 A JP 50198283A JP H0363851 B2 JPH0363851 B2 JP H0363851B2
Authority
JP
Japan
Prior art keywords
reset
counter
output
circuit
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58501982A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59501089A (ja
Inventor
Maikeru Efu Uikuniensukii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Baxter International Inc
Original Assignee
Baxter International Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Baxter International Inc filed Critical Baxter International Inc
Priority claimed from PCT/US1983/000639 external-priority patent/WO1984000088A1/en
Publication of JPS59501089A publication Critical patent/JPS59501089A/ja
Publication of JPH0363851B2 publication Critical patent/JPH0363851B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)
JP58501982A 1982-06-17 1983-05-02 デジタル論理のためのレベル感受性リセット回路 Granted JPS59501089A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US389429 1982-06-17
PCT/US1983/000639 WO1984000088A1 (en) 1982-06-17 1983-05-02 Level sensitive reset circuit for digital logic

Publications (2)

Publication Number Publication Date
JPS59501089A JPS59501089A (ja) 1984-06-21
JPH0363851B2 true JPH0363851B2 (enrdf_load_stackoverflow) 1991-10-02

Family

ID=22175074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58501982A Granted JPS59501089A (ja) 1982-06-17 1983-05-02 デジタル論理のためのレベル感受性リセット回路

Country Status (1)

Country Link
JP (1) JPS59501089A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4085373A (en) * 1976-11-03 1978-04-18 Woodward Governor Company Frequency-to-voltage transducer for speed governor systems or the like

Also Published As

Publication number Publication date
JPS59501089A (ja) 1984-06-21

Similar Documents

Publication Publication Date Title
US4438357A (en) Level sensitive reset circuit for digital logic
US4301512A (en) Test device for blood pressure monitor
US3537003A (en) Frequency-measuring apparatus for the indication of momentary values of the frequency of a series of impulses,especially for medical purposes
JPH0363851B2 (enrdf_load_stackoverflow)
KR101671956B1 (ko) 시스템 리세트 회로 및 방법
US6903584B2 (en) Circuit and method for detecting the state of a switch
KR900001523Y1 (ko) 모니터의 입력 케이블 이탈시 경보회로
JPS5952324A (ja) 停電・復電検知回路
JPH0335170A (ja) 交流電源停電検出回路
JPH04115634A (ja) 電源ノイズ検出回路
KR0154999B1 (ko) 전원레벨 감지에 의한 리세트회로
KR930001397Y1 (ko) 워치독 회로
KR900002624A (ko) 클램프펄스 작성회로
KR100415540B1 (ko) 마우스 콘트롤러의 초기화회로
KR900000150Y1 (ko) 유도 전동기 가변속 제어장치의 순시정전 재기동 회로
KR960007102Y1 (ko) 리세트 회로
KR940000967A (ko) 오동작을 제어할 수 있는 자동 리세트회로 및 방법
KR930008110Y1 (ko) 마이컴의 폭주자동 리세트 장치
JPH05218834A (ja) リセット回路
KR940002463Y1 (ko) 기준 펄스폭 이상의 펄스 검출회로
JPS63242120A (ja) 電源供給回路
KR910006792Y1 (ko) 백 업(Back-Up)보호회로
KR970002944B1 (ko) 클록 장애 검출 장치
KR910005128A (ko) 중앙처리장치의 오동작 방지회로 및 방법
KR930006451A (ko) 전원주파수 검출방법