JPH0357619B2 - - Google Patents

Info

Publication number
JPH0357619B2
JPH0357619B2 JP7381384A JP7381384A JPH0357619B2 JP H0357619 B2 JPH0357619 B2 JP H0357619B2 JP 7381384 A JP7381384 A JP 7381384A JP 7381384 A JP7381384 A JP 7381384A JP H0357619 B2 JPH0357619 B2 JP H0357619B2
Authority
JP
Japan
Prior art keywords
chip
substrate
integrated circuit
cover
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7381384A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60217641A (ja
Inventor
Juji Iwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP7381384A priority Critical patent/JPS60217641A/ja
Publication of JPS60217641A publication Critical patent/JPS60217641A/ja
Publication of JPH0357619B2 publication Critical patent/JPH0357619B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP7381384A 1984-04-12 1984-04-12 集積回路装置 Granted JPS60217641A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7381384A JPS60217641A (ja) 1984-04-12 1984-04-12 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7381384A JPS60217641A (ja) 1984-04-12 1984-04-12 集積回路装置

Publications (2)

Publication Number Publication Date
JPS60217641A JPS60217641A (ja) 1985-10-31
JPH0357619B2 true JPH0357619B2 (US06265458-20010724-C00056.png) 1991-09-02

Family

ID=13528968

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7381384A Granted JPS60217641A (ja) 1984-04-12 1984-04-12 集積回路装置

Country Status (1)

Country Link
JP (1) JPS60217641A (US06265458-20010724-C00056.png)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5679977A (en) * 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5379191A (en) * 1991-02-26 1995-01-03 Microelectronics And Computer Technology Corporation Compact adapter package providing peripheral to area translation for an integrated circuit chip

Also Published As

Publication number Publication date
JPS60217641A (ja) 1985-10-31

Similar Documents

Publication Publication Date Title
JP3526788B2 (ja) 半導体装置の製造方法
JP3780122B2 (ja) 半導体装置の製造方法
US5637828A (en) High density semiconductor package
US6482674B1 (en) Semiconductor package having metal foil die mounting plate
US6153924A (en) Multilayered lead frame for semiconductor package
KR860000410B1 (ko) 반도체장치 및 그 조립방법
JP3032964B2 (ja) ボールグリッドアレイ半導体のパッケージ及び製造方法
JPH0550134B2 (US06265458-20010724-C00056.png)
JP2000294719A (ja) リードフレームおよびそれを用いた半導体装置ならびにその製造方法
TWI301652B (en) Semiconductor device and its manufacturing method
JP2000223622A (ja) 半導体装置およびその製造方法並びにそれを使用した実装構造体
JP2000138317A (ja) 半導体装置及びその製造方法
JPH11176885A (ja) 半導体装置及びその製造方法、フィルムキャリアテープ、回路基板並びに電子機器
JP2000299423A (ja) リードフレームおよびそれを用いた半導体装置ならびにその製造方法
JPH09307051A (ja) 樹脂封止型半導体装置及びその製造方法
JPH0773122B2 (ja) 封止型半導体装置
JP3258428B2 (ja) 複合半導体装置の製造方法
JPH0357619B2 (US06265458-20010724-C00056.png)
JP2658967B2 (ja) 電子パッケージ組立体用支持部材およびこれを用いた電子パッケージ組立体
JP2845218B2 (ja) 電子部品の実装構造およびその製造方法
JPH0917910A (ja) 半導体装置及びその製造方法、検査方法、実装基板
JPH05235091A (ja) フィルムキャリア半導体装置
JP3314574B2 (ja) 半導体装置の製造方法
JPS58122753A (ja) 高密度チツプキヤリア
JPS60217649A (ja) 集積回路装置