JPH034939B2 - - Google Patents
Info
- Publication number
- JPH034939B2 JPH034939B2 JP18820583A JP18820583A JPH034939B2 JP H034939 B2 JPH034939 B2 JP H034939B2 JP 18820583 A JP18820583 A JP 18820583A JP 18820583 A JP18820583 A JP 18820583A JP H034939 B2 JPH034939 B2 JP H034939B2
- Authority
- JP
- Japan
- Prior art keywords
- bank
- information
- register
- banks
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 claims description 32
- 238000001514 detection method Methods 0.000 claims description 8
- 238000012360 testing method Methods 0.000 claims description 4
- 238000007689 inspection Methods 0.000 claims 1
- 230000000873 masking effect Effects 0.000 claims 1
- 230000000737 periodic effect Effects 0.000 claims 1
- 238000012546 transfer Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18820583A JPS6079445A (ja) | 1983-10-07 | 1983-10-07 | 記憶制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18820583A JPS6079445A (ja) | 1983-10-07 | 1983-10-07 | 記憶制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6079445A JPS6079445A (ja) | 1985-05-07 |
JPH034939B2 true JPH034939B2 (zh) | 1991-01-24 |
Family
ID=16219607
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18820583A Granted JPS6079445A (ja) | 1983-10-07 | 1983-10-07 | 記憶制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6079445A (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63191252A (ja) * | 1987-02-03 | 1988-08-08 | Fujitsu Ltd | パイプライン同期化方式 |
JP3039557B2 (ja) * | 1989-11-01 | 2000-05-08 | 日本電気株式会社 | 記憶装置 |
JP2626154B2 (ja) * | 1990-04-18 | 1997-07-02 | 日本電気株式会社 | メモリアクセス制御装置 |
-
1983
- 1983-10-07 JP JP18820583A patent/JPS6079445A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6079445A (ja) | 1985-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5060145A (en) | Memory access system for pipelined data paths to and from storage | |
US6393512B1 (en) | Circuit and method for detecting bank conflicts in accessing adjacent banks | |
US5301278A (en) | Flexible dynamic memory controller | |
US6507886B1 (en) | Scheduler for avoiding bank conflicts in issuing concurrent requests to main memory | |
US5172379A (en) | High performance memory system | |
US5265231A (en) | Refresh control arrangement and a method for refreshing a plurality of random access memory banks in a memory system | |
US6499093B2 (en) | Multiple mode memory module | |
US6170070B1 (en) | Test method of cache memory of multiprocessor system | |
US4943966A (en) | Memory diagnostic apparatus and method | |
JPH03296992A (ja) | 半導体記憶装置 | |
US5307469A (en) | Multiple mode memory module | |
EP0509994B1 (en) | Centralized reference and change table for a multiprocessor virtual memory system | |
US20010000449A1 (en) | Method for diagnosing memory, memory diagnostic circuit and semiconductor memory device | |
JPH034939B2 (zh) | ||
USRE41589E1 (en) | Memory system performing fast access to a memory location by omitting the transfer of a redundant address | |
US5408612A (en) | Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register | |
US6564308B2 (en) | Multiple mode memory module | |
US20240112722A1 (en) | Directed refresh management for dram | |
JP2534321B2 (ja) | デ―タ転送制御方法及び装置 | |
JPH09213072A (ja) | Dramリフレッシュ制御方式 | |
JPS60136841A (ja) | 記憶制御装置 | |
JPH08286974A (ja) | キャッシュメモリ装置 | |
JP2684752B2 (ja) | 拡張記憶制御方式 | |
JP2002169724A (ja) | キャッシュメモリにおける部分無効化装置 | |
JPH02105241A (ja) | メモリ故障検出回路 |