JPH0338678B2 - - Google Patents

Info

Publication number
JPH0338678B2
JPH0338678B2 JP17826984A JP17826984A JPH0338678B2 JP H0338678 B2 JPH0338678 B2 JP H0338678B2 JP 17826984 A JP17826984 A JP 17826984A JP 17826984 A JP17826984 A JP 17826984A JP H0338678 B2 JPH0338678 B2 JP H0338678B2
Authority
JP
Japan
Prior art keywords
memory
word line
data
row address
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP17826984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6158058A (ja
Inventor
Yoshihiro Takemae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59178269A priority Critical patent/JPS6158058A/ja
Publication of JPS6158058A publication Critical patent/JPS6158058A/ja
Publication of JPH0338678B2 publication Critical patent/JPH0338678B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
JP59178269A 1984-08-29 1984-08-29 半導体記憶装置 Granted JPS6158058A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59178269A JPS6158058A (ja) 1984-08-29 1984-08-29 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59178269A JPS6158058A (ja) 1984-08-29 1984-08-29 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS6158058A JPS6158058A (ja) 1986-03-25
JPH0338678B2 true JPH0338678B2 (nl) 1991-06-11

Family

ID=16045528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59178269A Granted JPS6158058A (ja) 1984-08-29 1984-08-29 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS6158058A (nl)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6381688A (ja) * 1986-09-26 1988-04-12 Hitachi Ltd 半導体記憶装置
JPH0612607B2 (ja) * 1987-01-30 1994-02-16 富士通株式会社 メモリ装置
JPS63308785A (ja) * 1987-06-10 1988-12-16 Fujitsu Ltd 半導体記憶装置
US5274596A (en) * 1987-09-16 1993-12-28 Kabushiki Kaisha Toshiba Dynamic semiconductor memory device having simultaneous operation of adjacent blocks
JP2556182B2 (ja) * 1990-08-29 1996-11-20 三菱電機株式会社 デ−タ処理装置
JPH0737378A (ja) * 1993-07-19 1995-02-07 Nec Corp メモリ素子

Also Published As

Publication number Publication date
JPS6158058A (ja) 1986-03-25

Similar Documents

Publication Publication Date Title
GB1580415A (en) Random access memory
US4896294A (en) Semiconductor memory device with row and column word lines and row and column bit lines
US4597063A (en) Semiconductor memory addressing circuit
US4811297A (en) Boundary-free semiconductor memory device
JPS5951075B2 (ja) 半導体記憶装置
US5274596A (en) Dynamic semiconductor memory device having simultaneous operation of adjacent blocks
GB1468783A (en) Memory systems
KR100268773B1 (ko) 반도체 기억장치
KR860001935B1 (ko) 듀얼 포오트형 반도체 기억장치
US5289429A (en) Address decoder which variably selects multiple rows and/or columns and semiconductor memory device using same
JPH0338678B2 (nl)
JPH0210467A (ja) ベクトル・レジスタ・フアイル
US5390139A (en) Devices, systems and methods for implementing a Kanerva memory
JP2845187B2 (ja) 半導体記憶装置
JPS6381688A (ja) 半導体記憶装置
US6426913B1 (en) Semiconductor memory device and layout method thereof
JPH0233799A (ja) 半導体記録装置のデコード方法およびその装置
US6064620A (en) Multi-array memory device, and associated method, having shared decoder circuitry
US6031783A (en) High speed video frame buffer
JPS61126689A (ja) 半導体記憶装置
JP3061824B2 (ja) 半導体メモリ
US5546350A (en) RAM variable size block write
JPH0517639B2 (nl)
JP2743997B2 (ja) 半導体記憶装置
JPH0444356B2 (nl)