JPH0338612B2 - - Google Patents
Info
- Publication number
- JPH0338612B2 JPH0338612B2 JP13842583A JP13842583A JPH0338612B2 JP H0338612 B2 JPH0338612 B2 JP H0338612B2 JP 13842583 A JP13842583 A JP 13842583A JP 13842583 A JP13842583 A JP 13842583A JP H0338612 B2 JPH0338612 B2 JP H0338612B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- register
- selection circuit
- memory address
- operand
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58138425A JPS6027944A (ja) | 1983-07-27 | 1983-07-27 | メモリアドレス制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58138425A JPS6027944A (ja) | 1983-07-27 | 1983-07-27 | メモリアドレス制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6027944A JPS6027944A (ja) | 1985-02-13 |
| JPH0338612B2 true JPH0338612B2 (OSRAM) | 1991-06-11 |
Family
ID=15221663
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58138425A Granted JPS6027944A (ja) | 1983-07-27 | 1983-07-27 | メモリアドレス制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6027944A (OSRAM) |
-
1983
- 1983-07-27 JP JP58138425A patent/JPS6027944A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6027944A (ja) | 1985-02-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61139866A (ja) | マイクロプロセツサ | |
| JPH0338612B2 (OSRAM) | ||
| US6289429B2 (en) | Accessing multiple memories using address conversion among multiple addresses | |
| JPS6330658B2 (OSRAM) | ||
| JPH053015B2 (OSRAM) | ||
| JP2522063B2 (ja) | シングルチップマイクロコンピュ―タ | |
| JPS6055911B2 (ja) | 主記憶装置 | |
| KR920003845B1 (ko) | 개인용 컴퓨터의 사용자를 위한 rom의 영역 확장 시스템 | |
| JP3353877B2 (ja) | メモリ装置 | |
| JP3091674B2 (ja) | マイクロコンピュータ | |
| JP2918570B2 (ja) | 中央演算処理装置 | |
| JPS6126699B2 (OSRAM) | ||
| JPS6246891B2 (OSRAM) | ||
| JPS644220B2 (OSRAM) | ||
| JPS5999551A (ja) | アドレス生成回路 | |
| JPH058451B2 (OSRAM) | ||
| JPH03211641A (ja) | メモリ装置のアドレス指定方法 | |
| JPS6031656A (ja) | マイクロコンピュ−タ評価用lsi | |
| JPH04177697A (ja) | 半導体メモリ | |
| JPH05324463A (ja) | メモリ装置及びそれを使用したデータ処理装置 | |
| JPH0266627A (ja) | 並列命令実行型プロセッサ | |
| JPS61190642A (ja) | 主記憶制御方式 | |
| JPH04359334A (ja) | マイクロコンピュータ | |
| JPH0310977B2 (OSRAM) | ||
| JPH02207327A (ja) | 数値演算処理装置 |