JPH033055U - - Google Patents
Info
- Publication number
- JPH033055U JPH033055U JP6192489U JP6192489U JPH033055U JP H033055 U JPH033055 U JP H033055U JP 6192489 U JP6192489 U JP 6192489U JP 6192489 U JP6192489 U JP 6192489U JP H033055 U JPH033055 U JP H033055U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- timing
- data
- phase inversion
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000014759 maintenance of location Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Information Transfer Systems (AREA)
Description
第１図乃至第６図はこの考案に係るデータの保
持回路の実施例を示し、第１図は第１の実施例の
ブロツク図、第２図及び第３図は第１の実施例の
タイムチヤート、第４図は第２の実施例のブロツ
ク図、第５図及び第６図は第２の実施例のタイム
チヤートである。
主な符号の説明、６……ＥＸＮＯＲ回路、７，
１０，１２……Ｄタイプフリツプフロツプ回路、
９……マイクロコンピユータ、１１……位相反転
回路、Ｃ……クロツク、Ｄ……データ。
1 to 6 show embodiments of the data holding circuit according to this invention, FIG. 1 is a block diagram of the first embodiment, and FIGS. 2 and 3 are timing diagrams of the first embodiment. FIG. 4 is a block diagram of the second embodiment, and FIGS. 5 and 6 are time charts of the second embodiment. Explanation of main symbols, 6...EXNOR circuit, 7,
10, 12...D type flip-flop circuit,
9...Microcomputer, 11...Phase inversion circuit, C...Clock, D...Data.
Claims (1)
指示回路と、このタイミング指示回路に基づきク
ロツクの位相を反転させることのできる位相反転
回路と、この位相反転回路の出力であるクロツク
でデータを保持するＤタイプフリツプフロツプ回
路とで構成したことを特徴とするデータの保持回
路。 A timing instruction circuit that instructs the timing of data retention, a phase inversion circuit that can invert the phase of the clock based on this timing instruction circuit, and a D-type flip-flop that holds data using the clock that is the output of this phase inversion circuit. 1. A data holding circuit comprising a loop circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6192489U JPH033055U (en) | 1989-05-30 | 1989-05-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6192489U JPH033055U (en) | 1989-05-30 | 1989-05-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH033055U true JPH033055U (en) | 1991-01-14 |
Family
ID=31590612
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6192489U Pending JPH033055U (en) | 1989-05-30 | 1989-05-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH033055U (en) |
-
1989
- 1989-05-30 JP JP6192489U patent/JPH033055U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH033055U (en) | ||
| JPH02143844U (en) | ||
| JPS6320623U (en) | ||
| JPS6338420U (en) | ||
| JPH0227230U (en) | ||
| JPS609359U (en) | Handset stand with clock | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS635529U (en) | ||
| JPS6193U (en) | A clock whose dial is made of a mirror, etc. | |
| JPS62138379U (en) | ||
| JPS6244545U (en) | ||
| JPH0216617U (en) | ||
| JPH0249224U (en) | ||
| JPS5882686U (en) | clock | |
| JPH03116424U (en) | ||
| JPS59157335U (en) | Multiphase clock generation circuit | |
| JPS6025240U (en) | frequency conversion circuit | |
| JPS60137814U (en) | watch band | |
| JPS59187790U (en) | Digital clock with electronic lock | |
| JPS60132033U (en) | pulse generator | |
| JPS60143383U (en) | electronic clock | |
| JPH0246435U (en) | ||
| JPS6335154U (en) | ||
| JPH0485922U (en) | ||
| JPS60108037U (en) | Dial shaft mounting device |