JPS6244545U - - Google Patents
Info
- Publication number
- JPS6244545U JPS6244545U JP13479685U JP13479685U JPS6244545U JP S6244545 U JPS6244545 U JP S6244545U JP 13479685 U JP13479685 U JP 13479685U JP 13479685 U JP13479685 U JP 13479685U JP S6244545 U JPS6244545 U JP S6244545U
- Authority
- JP
- Japan
- Prior art keywords
- counter
- latching
- utility
- output
- model registration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Time-Division Multiplex Systems (AREA)
- Small-Scale Networks (AREA)
Description
第１図は本考案の原理を示す図、第２図は本考
案の実施例を示す図、第３図は、本考案の適用分
野を示す図である。
図中１はカウンタ、２はラツチ回路である。
FIG. 1 is a diagram showing the principle of the invention, FIG. 2 is a diagram showing an embodiment of the invention, and FIG. 3 is a diagram showing the field of application of the invention. In the figure, 1 is a counter and 2 is a latch circuit.
Claims (1)
よりラツチするラツチ回路２を具備することを特
徴とするアドレス設定回路。[Claims for Utility Model Registration] An address setting circuit comprising: a counter 1 for counting clocks; and a latch circuit 2 for latching the output of the counter with set pulses having different phases.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13479685U JPS6244545U (en) | 1985-09-03 | 1985-09-03 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13479685U JPS6244545U (en) | 1985-09-03 | 1985-09-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6244545U true JPS6244545U (en) | 1987-03-18 |
Family
ID=31036376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13479685U Pending JPS6244545U (en) | 1985-09-03 | 1985-09-03 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6244545U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02111133A (en) * | 1988-10-20 | 1990-04-24 | Sanyo Electric Co Ltd | Terminal equipment for assigning automatic terminal terminating point identifier |
-
1985
- 1985-09-03 JP JP13479685U patent/JPS6244545U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02111133A (en) * | 1988-10-20 | 1990-04-24 | Sanyo Electric Co Ltd | Terminal equipment for assigning automatic terminal terminating point identifier |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6244545U (en) | ||
| JPH0216617U (en) | ||
| JPH0279625U (en) | ||
| JPS6223349U (en) | ||
| JPS61187123U (en) | ||
| JPS6338420U (en) | ||
| JPS61126347U (en) | ||
| JPS6275597U (en) | ||
| JPS6157632U (en) | ||
| JPH0466817U (en) | ||
| JPS58132439U (en) | Circuit that counts and holds pulses | |
| JPS6320623U (en) | ||
| JPS62105634U (en) | ||
| JPH02130130U (en) | ||
| JPS62198724U (en) | ||
| JPH0249224U (en) | ||
| JPS58141883U (en) | mirror table clock | |
| JPS62203523U (en) | ||
| JPS61179832U (en) | ||
| JPH0163224U (en) | ||
| JPS62116342U (en) | ||
| JPS62103324U (en) | ||
| JPH0218121U (en) | ||
| JPS62171220U (en) | ||
| JPS62167431U (en) |