JPH03116424U - - Google Patents
Info
- Publication number
- JPH03116424U JPH03116424U JP2523890U JP2523890U JPH03116424U JP H03116424 U JPH03116424 U JP H03116424U JP 2523890 U JP2523890 U JP 2523890U JP 2523890 U JP2523890 U JP 2523890U JP H03116424 U JPH03116424 U JP H03116424U
- Authority
- JP
- Japan
- Prior art keywords
- input
- clock
- circuit
- output
- monostable multivibrator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
Description
第1図は本考案の一実施例のクロツク入力回路
の回路図、第2図は第1図のタイミング図、第3
図は本考案の他の実施例の回路図、第4図は従来
のクロツク入力回路の回路図である。
1,2……入力クロツク、3……装置の内部ク
ロツク、4,5……モノステーブルマルチバイブ
レータ、6,7……モノステーブルマルチバイブ
レータ出力、8,9……出力クロツク、10,1
1,12,13,14,15……ANDゲート、
16,17……ORゲート。
FIG. 1 is a circuit diagram of a clock input circuit according to an embodiment of the present invention, FIG. 2 is a timing diagram of FIG. 1, and FIG.
This figure is a circuit diagram of another embodiment of the present invention, and FIG. 4 is a circuit diagram of a conventional clock input circuit. 1, 2... Input clock, 3... Device internal clock, 4, 5... Monostable multivibrator, 6, 7... Monostable multivibrator output, 8, 9... Output clock, 10, 1
1, 12, 13, 14, 15...AND gate,
16, 17...OR gate.
Claims (1)
別するモノステーブルマルチバイブレータと、前
記バイブレータの出力により前記クロツクの入力
を優先順位をもつて切替えて出力する手段とを備
えていることを特徴とするクロツク入力回路。 A clock input comprising: a monostable multivibrator that respectively determines whether a plurality of clocks are input; and means for switching and outputting the clock inputs in priority order based on the output of the vibrator. circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2523890U JPH03116424U (en) | 1990-03-12 | 1990-03-12 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2523890U JPH03116424U (en) | 1990-03-12 | 1990-03-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03116424U true JPH03116424U (en) | 1991-12-03 |
Family
ID=31528176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2523890U Pending JPH03116424U (en) | 1990-03-12 | 1990-03-12 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03116424U (en) |
-
1990
- 1990-03-12 JP JP2523890U patent/JPH03116424U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH03116424U (en) | ||
JPS63168542U (en) | ||
JPS63143936U (en) | ||
JPH03117947U (en) | ||
JPS6372629U (en) | ||
JPS62203521U (en) | ||
JPS648853U (en) | ||
JPH01162392U (en) | ||
JPS61133850U (en) | ||
JPH02108102U (en) | ||
JPH0273255U (en) | ||
JPS647333U (en) | ||
JPS639658U (en) | ||
JPS62169385U (en) | ||
JPS60116549U (en) | Main/slave computer synchronization device | |
JPS63118659U (en) | ||
JPS62121820U (en) | ||
JPS643907U (en) | ||
JPS62171220U (en) | ||
JPH0369931U (en) | ||
JPS58191769U (en) | Synchronous signal switching circuit | |
JPH0277747U (en) | ||
JPS6438033U (en) | ||
JPH01142224U (en) | ||
JPH01146640U (en) |