JPH0328860B2 - - Google Patents
Info
- Publication number
- JPH0328860B2 JPH0328860B2 JP57230970A JP23097082A JPH0328860B2 JP H0328860 B2 JPH0328860 B2 JP H0328860B2 JP 57230970 A JP57230970 A JP 57230970A JP 23097082 A JP23097082 A JP 23097082A JP H0328860 B2 JPH0328860 B2 JP H0328860B2
- Authority
- JP
- Japan
- Prior art keywords
- code
- bit
- pulse train
- block
- exclusive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57230970A JPS59123329A (ja) | 1982-12-29 | 1982-12-29 | 符号誤り検出方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57230970A JPS59123329A (ja) | 1982-12-29 | 1982-12-29 | 符号誤り検出方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59123329A JPS59123329A (ja) | 1984-07-17 |
| JPH0328860B2 true JPH0328860B2 (cs) | 1991-04-22 |
Family
ID=16916170
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57230970A Granted JPS59123329A (ja) | 1982-12-29 | 1982-12-29 | 符号誤り検出方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59123329A (cs) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5162918A (ja) * | 1974-11-29 | 1976-05-31 | Yaskawa Denki Seisakusho Kk | Hantenrensochetsukunikakarudensohoho |
| JPS5894253A (ja) * | 1981-11-30 | 1983-06-04 | Fujitsu Ltd | 符号誤り検出方式 |
-
1982
- 1982-12-29 JP JP57230970A patent/JPS59123329A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59123329A (ja) | 1984-07-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4688207A (en) | Channel quality monitoring apparatus | |
| US4748643A (en) | Start bit detecting circuit | |
| US4392226A (en) | Multiple source clock encoded communications error detection circuit | |
| JPS6310835A (ja) | デイジタル伝送方式 | |
| JPH0378022B2 (cs) | ||
| JPS6251011B2 (cs) | ||
| US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
| JPH0328860B2 (cs) | ||
| JPS5820051A (ja) | 論理レベル判定回路 | |
| US4809301A (en) | Detection apparatus for bi-phase signals | |
| WO1981002654A1 (en) | A method and apparatus for synchronizing a binary data signal | |
| JPS5894253A (ja) | 符号誤り検出方式 | |
| JPS61148939A (ja) | フレ−ム同期方式 | |
| JPS62207039A (ja) | デ−タ伝送方式 | |
| JPS6351426B2 (cs) | ||
| JPH01311740A (ja) | 同期語検出確定方式 | |
| JP2576526B2 (ja) | 入出力信号監視回路 | |
| JPH0614640B2 (ja) | フレ−ム同期回路 | |
| JPS61230451A (ja) | デ−タ伝送方式 | |
| JPH0118607B2 (cs) | ||
| JPH0546729B2 (cs) | ||
| JPS6223250A (ja) | パリテイ計数回路 | |
| GB1605328A (cs) | ||
| JPS63211944A (ja) | デイジタル再生中継器の監視制御回路 | |
| JPS6212226A (ja) | 同期パタ−ン不一致検出方法 |