JPH03263835A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH03263835A
JPH03263835A JP6324490A JP6324490A JPH03263835A JP H03263835 A JPH03263835 A JP H03263835A JP 6324490 A JP6324490 A JP 6324490A JP 6324490 A JP6324490 A JP 6324490A JP H03263835 A JPH03263835 A JP H03263835A
Authority
JP
Japan
Prior art keywords
photoresist
layer
semiconductor substrate
shape
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6324490A
Other languages
Japanese (ja)
Inventor
Hidetoshi Furukawa
秀利 古川
Toshiyuki Ueda
利之 上田
Yoshiro Oishi
芳郎 大石
Kunihiko Kanazawa
邦彦 金澤
Masahiro Nishiuma
西馬 正博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP6324490A priority Critical patent/JPH03263835A/en
Publication of JPH03263835A publication Critical patent/JPH03263835A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Local Oxidation Of Silicon (AREA)

Abstract

PURPOSE:To form a conductor film in a desired shape without executing an etching process of the conductor film by a method wherein two layers of photoresist patterns having an opening part are formed on a semiconductor substrate and, after that, a part, on a second-layer photoresist, out of the conductor film deposited on the whole surface is removed simultaneously with the two layers of the photoresists. CONSTITUTION:A dielectric film 2 is deposited on a semiconductor substrate 1; then, a first-layer photoresist pattern 3 having an opening part partially is formed on the dielectric film 2; and the shape of the dielectric film 2 is processed by making use of the photoresist pattern 3 as a mask. Then, the cross-sectional shape of the opening part in said photoresist 3 is processed in a curve shape; a second-layer photoresist pattern 4 having an opening part partially is formed on the first-layer photoresist 3 whose shape has been processed. Then, a conductor film 5 is formed on the whole surface of said two layers of the photoresist patterns 3, 4; after that, a part, which has been deposited on the second-layer photoresist 4, out of the conductor film 5 is removed from the semiconductor substrate 1 together with said two layers of the photoresists 3, 4.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、半導体装置の製造方法に関するものである。[Detailed description of the invention] Industrial applications The present invention relates to a method for manufacturing a semiconductor device.

従来の技術 従来、半導体基板上に、曲線状の形状部分を持つ導電体
を形成する場合、第2図ta+〜(elの工程順断面図
に示されるような工程が採用される。第2図(alに示
すように、先ず、導電体8下部の形状を得るための誘電
体パターン7を形成し、第2図(blのように、前記誘
電体パターン7上から、全面に導電体膜6を堆積し、次
に、第2図tc+のように前記導電体8上部の形状を得
るための誘電体パターン9を形成し、第2図(diのよ
うに選択的に、前記導電体膜を除去することにより第2
図telのような曲線状の形状部分をもつ導電体8を有
する半導体装置の形成を行っていた。
2. Description of the Related Art Conventionally, when forming a conductor having a curved portion on a semiconductor substrate, the steps shown in the step-by-step cross-sectional views of FIG. (As shown in al, first, a dielectric pattern 7 is formed to obtain the shape of the lower part of the conductor 8, and as shown in FIG. Next, as shown in FIG. 2 (tc+), a dielectric pattern 9 is formed to obtain the shape of the upper part of the conductor 8, and the conductor film is selectively deposited as shown in FIG. 2 (di). By removing the second
A semiconductor device having a conductor 8 having a curved shape portion as shown in FIG. 1 was being formed.

発明が解決しようとする課題 しかし、この製造方法では、導電体上部の形状を得るた
めに、誘電体膜をマスクとし、導電体膜のエツチング工
程を行わなければならず、誘電体膜や導電体膜の種類や
紹合せ方、あるいは、各膜厚や上部誘電体ののパターン
寸法などに多くの制約が存在した。
Problems to be Solved by the Invention However, in this manufacturing method, in order to obtain the shape of the upper part of the conductor, it is necessary to perform an etching process on the conductor film using the dielectric film as a mask. There were many restrictions on the types of films, how they were introduced, the thickness of each film, and the pattern dimensions of the upper dielectric.

課題を解決するための手段 上記の課題を解決するために、本発明の製造方法では、
先ず、半導体基板上に誘電体膜を堆積し、この誘電体膜
上に、部分的に開孔部を有する第1層目フォトレジスト
パターンを形成する。次にこのフォトレジストパターン
開孔部下に露出した部分の前記誘電体膜をエツチングに
より除去し、フォトレジストパターンを、下の誘電体膜
にパターン転写する。次に前記第1層目のフォトレジス
ト開孔部の断面形状を曲線状に加工する。次に前記フォ
トレジストパターン上に、前記第1層目フォトレジスト
開孔部より大きな開孔部を持ち、しかもその開孔部上部
の断面形状がオーバハング状になり、さらに、この開孔
部か第1層目フォルシスト開孔部を完全に含むように、
第2層目のフォトレジストパターンを形成する。次にこ
の開孔部を持つ誘電体膜と、2層のフォトレジストの形
成された半導体基板の上から、全面に導電体膜を堆積す
る。次にこの導電体膜のうち、第2層目のフォトレジス
ト上に堆積された部分を、2層のフォトレジストと共に
、前記誘電体膜上から除去する。
Means for Solving the Problems In order to solve the above problems, in the manufacturing method of the present invention,
First, a dielectric film is deposited on a semiconductor substrate, and a first layer photoresist pattern having partially open holes is formed on this dielectric film. Next, the portion of the dielectric film exposed under the photoresist pattern opening is removed by etching, and the photoresist pattern is transferred to the underlying dielectric film. Next, the cross-sectional shape of the photoresist opening in the first layer is processed into a curved shape. Next, the photoresist pattern has an opening larger than the first layer photoresist opening, and the cross-sectional shape of the upper part of the opening has an overhanging shape. Completely include the first layer forcyst pores,
A second layer of photoresist pattern is formed. Next, a conductive film is deposited over the entire surface of the semiconductor substrate on which the dielectric film having the openings and the two layers of photoresist are formed. Next, the portion of this conductive film deposited on the second layer of photoresist is removed from above the dielectric film together with the two layers of photoresist.

作用 上記の製造方法を用いた場合、最終的に所望の導電体膜
形状を半導体基板上に形成するために、エツチングによ
る導電体膜の選択的除去の必要がなくなり、この導電体
のエツチング工程で発生する。導電体膜の種類や膜厚、
さらにエツチングのマスクパターンとして用いる誘電体
膜の種類や膜厚への制約がなくなり、自由に導電体膜の
種類が選択でき、第2層のフォトレジストの膜厚を変え
ることにより、導電体膜の膜厚も自由に変えられる。
Effect When the above manufacturing method is used, there is no need to selectively remove the conductor film by etching in order to finally form the desired conductor film shape on the semiconductor substrate. Occur. Type and thickness of conductor film,
Furthermore, there are no restrictions on the type and thickness of the dielectric film used as an etching mask pattern, and the type of conductive film can be freely selected.By changing the thickness of the second layer of photoresist, The film thickness can also be changed freely.

実施例 第1図(a)〜(hlは、本発明の一実施例を説明する
ための工程順断面図で、半導体基板上に、部分的に基板
とつながった導電体膜を形成するものである。先ず、第
1図(a)に示すように、半導体基板1上に、誘電体薄
膜2を堆積する。次に、第1図(blに示すように、誘
電体膜上に部分的に開孔部を持つように、フォトレジス
ト3をパターン寸法グする。次に、第1図(C)に示す
ように、フォトレジスト3をマスクとし、開孔部の下に
露出した誘電体膜2をエツチングにより除去する。次に
、第1図fd)に示すように、マスクとして使用したフ
ォトレジスト3の開孔部断面形状を曲線状に加工する。
Embodiment FIGS. 1(a) to 1(hl) are cross-sectional views in the order of steps for explaining an embodiment of the present invention, in which a conductive film partially connected to the substrate is formed on a semiconductor substrate. First, as shown in FIG. 1(a), a dielectric thin film 2 is deposited on a semiconductor substrate 1.Next, as shown in FIG. The photoresist 3 is pattern-sized so as to have an opening.Next, as shown in FIG. 1(C), using the photoresist 3 as a mask, the dielectric film 2 exposed under the opening is Next, as shown in FIG. 1 fd), the cross-sectional shape of the opening of the photoresist 3 used as a mask is processed into a curved shape.

次に第1図+e)に示すように前記第1層目のフォトレ
ジスト3上に、第1層目の開孔部より大きな開孔部を持
ち、しかもこの開孔部が、第1層目フォトレジスト3の
開孔部を完全に含むように、第2層目のフォトレジスト
パターン4を形成する。この際、第1図fe)に示すよ
うに、この第2層目のフォトレジスト4は、開孔部断面
形状がオーバハング状になるように形成する。次に、第
1図(flに示すように、フォトレジスト3.4および
誘電体膜2の開孔部下に露出した半導体基板1を、若干
、エツチングし、第1図(g)に示すように、誘電体2
及び2層のフォトレジストの形成された半導体基板lの
上から全面に、導電体膜5を堆積する。次に、この導電
体膜5のうち、第2層目のフォトレジスト4上に堆積さ
れた部分を、2層のフォトレジス!・を誘電体膜2上か
ら除去することにより、同時に除去し、第1図(hlに
示すように、半導体基板1と連結している部分のみ残っ
た導電体膜5を、半導体基板1上に形成する。
Next, as shown in FIG. A second layer of photoresist pattern 4 is formed so as to completely include the opening of photoresist 3. At this time, as shown in FIG. 1 (fe), the second layer of photoresist 4 is formed so that the cross-sectional shape of the opening is overhanging. Next, as shown in FIG. 1(fl), the photoresist 3.4 and the semiconductor substrate 1 exposed under the opening of the dielectric film 2 are slightly etched, and as shown in FIG. 1(g), the semiconductor substrate 1 is etched. , dielectric 2
Then, a conductor film 5 is deposited over the entire surface of the semiconductor substrate l on which the two layers of photoresist are formed. Next, the portion of this conductive film 5 deposited on the second layer photoresist 4 is replaced with a two-layer photoresist! By removing the . Form.

なお、本実施例では、先ず半導体基板上に、誘電体膜を
形成したが、これを省略し、直接第1層目のフォトレジ
ストパターンを形成してもよい。
In this embodiment, the dielectric film is first formed on the semiconductor substrate, but this may be omitted and the first layer photoresist pattern may be directly formed.

また、本実施例では、第1層目のフォトレジスト開孔部
断面形状の加工を行ったが、この加工形状は、実施例の
形状に限ったものでなく、最終的に半導体基板上に形成
する導電体膜に要求される形状に合せて、適宜行えばよ
い。本実施例では、導電体膜の堆積を行う前に、開孔部
下に露出した半導体基板のエツチングを行ったが、半導
体基板の表面処理は、これに限ったものではない。
In addition, in this example, the cross-sectional shape of the photoresist opening in the first layer was processed, but this processed shape is not limited to the shape of the example, and is ultimately formed on the semiconductor substrate. This may be carried out as appropriate depending on the shape required for the conductive film. In this example, the semiconductor substrate exposed under the opening was etched before depositing the conductor film, but the surface treatment of the semiconductor substrate is not limited to this.

発明の効果 以上のように、本発明は、先ず半導体基板上に、部分的
に開孔部を有する2層のフォトレジストパターンを形威
し、その後基板上全面に堆積した導電体膜のうち、第2
層目のフォトレジスト上に堆積した部分を、2層のフォ
トレジストを基板上から除去することにより、同時に基
板上から除去し、部分的に半導体基板と連結した、所望
の形状の導電体膜を、導電体膜のエツチング工程を行う
ことなく形成することが可能となり、その実用的効果は
大なるものがある。
Effects of the Invention As described above, the present invention first forms a two-layer photoresist pattern partially having openings on a semiconductor substrate, and then forms a conductor film deposited on the entire surface of the substrate. Second
By removing the second layer of photoresist from the substrate, the portion deposited on the second layer of photoresist is simultaneously removed from the substrate to form a conductive film in a desired shape that is partially connected to the semiconductor substrate. , it becomes possible to form a conductor film without performing an etching process, and this has a great practical effect.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明の実施例半導体装置の製造方法を説明
するための工程順断面図、第2図は従来の製造方法を説
明するための工程順断面図である。 スト、8・・・・・・導電体膜、9・・・・・・フォト
レジスト。
FIG. 1 is a step-by-step sectional view for explaining a method of manufacturing a semiconductor device according to an embodiment of the present invention, and FIG. 2 is a step-by-step sectional view for explaining a conventional manufacturing method. 8... Conductor film, 9... Photoresist.

Claims (1)

【特許請求の範囲】[Claims] 半導体基板上に、誘電体膜を堆積する工程と前記誘電体
膜上に、部分的に開孔部を有する第1層目フォトレジス
トパターンを形成する工程と、前記第1層目フォトレジ
ストパターンをマスクとし、前記誘電体膜を形状加工す
る工程と、前記第1層目のフォトレジスト開孔部断面形
状を、曲線状に形状加工する工程と、前記形状加工を施
した第1層目のフォトレジスト上に、部分的に開孔部を
有する第2層目のフォトレジストパターンを形成する工
程と、前記2層のフォトレジストパターンの形成された
、前記半導体基板上から、全面に導電体膜を堆積する工
程と、前記全面に堆積された導電体膜のうち、前記第2
層目のフォトレジスト上に堆積された部分を、前記第1
層目および同第2層目の2層のフォトレジストと共に、
前記半導体基板上から除去する工程とからなる半導体装
置の製造方法。
a step of depositing a dielectric film on a semiconductor substrate; a step of forming a first layer photoresist pattern having a partially open hole on the dielectric film; and a step of forming a first layer photoresist pattern on the dielectric film. a step of processing the dielectric film into a shape using a mask; a step of processing the cross-sectional shape of the photoresist opening in the first layer into a curved shape; forming a second layer photoresist pattern having openings partially on the resist; and forming a conductive film over the entire surface of the semiconductor substrate on which the two layer photoresist patterns are formed. of the conductive film deposited on the entire surface;
The portion deposited on the first layer of photoresist is
Along with two layers of photoresist, the first layer and the second layer,
A method for manufacturing a semiconductor device, comprising the step of removing the semiconductor substrate from above.
JP6324490A 1990-03-14 1990-03-14 Manufacture of semiconductor device Pending JPH03263835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6324490A JPH03263835A (en) 1990-03-14 1990-03-14 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6324490A JPH03263835A (en) 1990-03-14 1990-03-14 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH03263835A true JPH03263835A (en) 1991-11-25

Family

ID=13223626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6324490A Pending JPH03263835A (en) 1990-03-14 1990-03-14 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH03263835A (en)

Similar Documents

Publication Publication Date Title
JP2005183977A (en) Manufacturing method of metal structure
JPH03263835A (en) Manufacture of semiconductor device
JPH03263834A (en) Manufacture of semiconductor device
TWI841269B (en) Manufacturing method of semiconductor structure
JPS61172336A (en) Formation of electrode opening of semiconductor device
KR100228765B1 (en) Cell aperture mask forming method
JPH03239331A (en) Manufacture of semiconductor device
TW202437391A (en) Manufacturing method of semiconductor structure
JP3141855B2 (en) Method for manufacturing semiconductor device
JPH02296329A (en) Semiconductor device
KR100255164B1 (en) Polysilicon/oxide of semiconductor material etching method
JPH02280316A (en) Pattern formation of integrated circuit
JPH02133939A (en) Formation of multilayer interconnection
CN118629863A (en) Method for manufacturing semiconductor structure
JPS6350039A (en) Manufacture of semiconductor device
JPS62245654A (en) Semiconductor device and manufacture thereof
JPH02231722A (en) Wiring pattern forming method
JPH03127827A (en) Manufacture of semiconductor device
JPH023926A (en) Forming method of wiring
JPH04298049A (en) Manufacture of semiconductor device
JPH0252434A (en) Formation of conductive wiring
JPS6359540B2 (en)
JPH03266437A (en) Manufacture of semiconductor device
JPS63296344A (en) Lift off process
JPH0499335A (en) Manufacture of field effect transistor