JPH0316718B2 - - Google Patents

Info

Publication number
JPH0316718B2
JPH0316718B2 JP56101235A JP10123581A JPH0316718B2 JP H0316718 B2 JPH0316718 B2 JP H0316718B2 JP 56101235 A JP56101235 A JP 56101235A JP 10123581 A JP10123581 A JP 10123581A JP H0316718 B2 JPH0316718 B2 JP H0316718B2
Authority
JP
Japan
Prior art keywords
line
rom
mos transistor
signal
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56101235A
Other languages
English (en)
Japanese (ja)
Other versions
JPS586589A (ja
Inventor
Yoshiki Noguchi
Hideo Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56101235A priority Critical patent/JPS586589A/ja
Publication of JPS586589A publication Critical patent/JPS586589A/ja
Publication of JPH0316718B2 publication Critical patent/JPH0316718B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)
JP56101235A 1981-07-01 1981-07-01 論理回路 Granted JPS586589A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56101235A JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56101235A JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Publications (2)

Publication Number Publication Date
JPS586589A JPS586589A (ja) 1983-01-14
JPH0316718B2 true JPH0316718B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-03-06

Family

ID=14295232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56101235A Granted JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Country Status (1)

Country Link
JP (1) JPS586589A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638060A (en) 1985-04-29 1987-01-20 E. R. Squibb & Sons, Inc. O-sulfated spiro β-lactam hydroxamic acids
JPS63204815A (ja) * 1987-02-20 1988-08-24 Hitachi Ltd 半導体論理回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5317022B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-05-29 1978-06-05
JPS5713079B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1975-02-10 1982-03-15
JPS6028080B2 (ja) * 1980-01-29 1985-07-02 シャープ株式会社 半導体読み出し専用メモリ

Also Published As

Publication number Publication date
JPS586589A (ja) 1983-01-14

Similar Documents

Publication Publication Date Title
US5371713A (en) Semiconductor integrated circuit
US4829479A (en) Memory device with improved common data line bias arrangement
US4689494A (en) Redundancy enable/disable circuit
US4751681A (en) Dynamic differential amplifier
JPH0727717B2 (ja) センス回路
KR920005160A (ko) 반도체 집적회로
EP0179651A2 (en) Semiconductor memory device
EP0639000B1 (en) Flip-flop type amplifier circuit
US4982380A (en) Semiconductor memory device having output data buffer unit shared between usual access mode and test mode of operation
KR890008837A (ko) 바이폴라 콤프리멘타리 금속산화막 반도체를 사용하는 논리회로와 그 논리회로를 갖는 반도체 메모리장치
EP0259862A1 (en) Semiconductor memory with improved write function
KR970016535A (ko) 어드레스 디코더
US4394748A (en) ROM Column select circuit and sense amplifier
JPH0316718B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR0136894B1 (ko) 반도체 메모리 장치의 버퍼 회로
JPH0766669B2 (ja) デコーダバッファ回路
KR100255542B1 (ko) 구동 n-채널 트랜지스터를 갖는 플립-플롭 회로 타입의 스태틱 반도체 메모리
KR950009739A (ko) 반도체 메모리 소자의 로오 리던던시 회로
JPH0318277B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR0167679B1 (ko) 듀얼 커런트패스를 구비하는 로우어드레스버퍼
JPS6211439B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0783062B2 (ja) マスタ−スライス型半導体装置
KR970004071B1 (ko) 선택적으로 활성화되는 감지 증폭기를 갖춘 반도체 기억 장치
US4754436A (en) Sense amplifier for a read only memory cell array
JPS6122496A (ja) 半導体記憶装置