JPH0315865B2 - - Google Patents

Info

Publication number
JPH0315865B2
JPH0315865B2 JP395984A JP395984A JPH0315865B2 JP H0315865 B2 JPH0315865 B2 JP H0315865B2 JP 395984 A JP395984 A JP 395984A JP 395984 A JP395984 A JP 395984A JP H0315865 B2 JPH0315865 B2 JP H0315865B2
Authority
JP
Japan
Prior art keywords
data
memory
buffer memory
buffer
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP395984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60148252A (ja
Inventor
Kenji Myayasu
Yasuharu Kosuge
Hiroshi Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP395984A priority Critical patent/JPS60148252A/ja
Publication of JPS60148252A publication Critical patent/JPS60148252A/ja
Publication of JPH0315865B2 publication Critical patent/JPH0315865B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP395984A 1984-01-12 1984-01-12 並列メモリスイツチ方式 Granted JPS60148252A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP395984A JPS60148252A (ja) 1984-01-12 1984-01-12 並列メモリスイツチ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP395984A JPS60148252A (ja) 1984-01-12 1984-01-12 並列メモリスイツチ方式

Publications (2)

Publication Number Publication Date
JPS60148252A JPS60148252A (ja) 1985-08-05
JPH0315865B2 true JPH0315865B2 (enExample) 1991-03-04

Family

ID=11571633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP395984A Granted JPS60148252A (ja) 1984-01-12 1984-01-12 並列メモリスイツチ方式

Country Status (1)

Country Link
JP (1) JPS60148252A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06105911B2 (ja) * 1987-08-18 1994-12-21 日本電気株式会社 デイジタル クロスコネクト ネツトワ−ク
JPS6482838A (en) * 1987-09-25 1989-03-28 Matsushita Electric Industrial Co Ltd Digital exchange
JP2571655B2 (ja) * 1991-11-27 1997-01-16 インターナショナル・ビジネス・マシーンズ・コーポレイション プロトコル変換機構、交換ネットワーク及びコンピュータ・システム

Also Published As

Publication number Publication date
JPS60148252A (ja) 1985-08-05

Similar Documents

Publication Publication Date Title
USRE34305E (en) Switching system and method of construction thereof
US5425022A (en) Data switching nodes
US4771420A (en) Time slot interchange digital switched matrix
JPH0439820B2 (enExample)
JPH02111138A (ja) バッファキュー書込みポインタ制御回路
AU661547B2 (en) Virtual word formatter
US6628651B1 (en) Communication switching techniques with improved frame format
EP0126484B1 (en) Time switch in a time division switching network
CA2049478C (en) Atm switch circuit configuration system
JPH0315865B2 (enExample)
CA2230928C (en) Switch with one-bit resolution
US4406005A (en) Dual rail time control unit for a T-S-T-digital switching system
JP2563770B2 (ja) 回線設定回路
JP2508861B2 (ja) ワ―ド多重時間スイッチ
Nakano et al. Signal processing for SDH digital cross-connect system
KR0146763B1 (ko) 공유 버퍼형 에이티엠 스위치에서의 방송 제어 장치
CA1121895A (en) Arrangement for conversion of random to fixed data channel format
JPS6219120B2 (enExample)
JP2623519B2 (ja) 時間スイツチ回路
JPS634760B2 (enExample)
JP2738153B2 (ja) オーバーヘッドクロスコネクト方式
JPH0586120B2 (enExample)
US4399533A (en) Dual rail time and control unit for a T-S-T-digital switching system
JPS6285595A (ja) 時分割交換機の時間スイツチ装置
JPS6384297A (ja) 通話スイツチ回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term