JPH0315219B2 - - Google Patents

Info

Publication number
JPH0315219B2
JPH0315219B2 JP55051272A JP5127280A JPH0315219B2 JP H0315219 B2 JPH0315219 B2 JP H0315219B2 JP 55051272 A JP55051272 A JP 55051272A JP 5127280 A JP5127280 A JP 5127280A JP H0315219 B2 JPH0315219 B2 JP H0315219B2
Authority
JP
Japan
Prior art keywords
circuit
data
input
supplied
input circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55051272A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56147260A (en
Inventor
Akira Kanemasa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5127280A priority Critical patent/JPS56147260A/ja
Priority to US06/252,861 priority patent/US4407018A/en
Priority to CA000375228A priority patent/CA1157161A/en
Priority to FR8107545A priority patent/FR2480968A1/fr
Publication of JPS56147260A publication Critical patent/JPS56147260A/ja
Publication of JPH0315219B2 publication Critical patent/JPH0315219B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP5127280A 1980-04-18 1980-04-18 Lsi for digital signal processing Granted JPS56147260A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP5127280A JPS56147260A (en) 1980-04-18 1980-04-18 Lsi for digital signal processing
US06/252,861 US4407018A (en) 1980-04-18 1981-04-10 Digital signal processor suited for LSI fabrication
CA000375228A CA1157161A (en) 1980-04-18 1981-04-10 Digital signal processor suited for lsi fabrication
FR8107545A FR2480968A1 (fr) 1980-04-18 1981-04-15 Processeur numerique adapte a l'integration a haute densite

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5127280A JPS56147260A (en) 1980-04-18 1980-04-18 Lsi for digital signal processing

Publications (2)

Publication Number Publication Date
JPS56147260A JPS56147260A (en) 1981-11-16
JPH0315219B2 true JPH0315219B2 (OSRAM) 1991-02-28

Family

ID=12882307

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5127280A Granted JPS56147260A (en) 1980-04-18 1980-04-18 Lsi for digital signal processing

Country Status (4)

Country Link
US (1) US4407018A (OSRAM)
JP (1) JPS56147260A (OSRAM)
CA (1) CA1157161A (OSRAM)
FR (1) FR2480968A1 (OSRAM)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58111096A (ja) * 1981-12-25 1983-07-01 ヤマハ株式会社 電子楽器のデイジタルフイルタ装置
US4547862A (en) * 1982-01-11 1985-10-15 Trw Inc. Monolithic fast fourier transform circuit
JPS5932216A (ja) * 1982-08-17 1984-02-21 Sony Corp ディジタル信号処理回路及びディジタルフィルタ
EP0137464B1 (en) * 1983-10-05 1991-06-12 Nec Corporation A digital signal processing apparatus having a digital filter
US4750145A (en) * 1984-03-20 1988-06-07 Hewlett-Packard Company Doppler AGC using overflow counters internal to FFT
US4683547A (en) * 1984-10-25 1987-07-28 International Business Machines Corporation Special accumulate instruction for multiple floating point arithmetic units which use a putaway bus to enhance performance
US4748579A (en) * 1985-08-14 1988-05-31 Gte Laboratories Incorporated Method and circuit for performing discrete transforms
US4754412A (en) * 1985-10-07 1988-06-28 Schlumberger Systems & Services, Inc. Arithmetic logic system using the output of a first alu to control the operation of a second alu
US4791590A (en) * 1985-11-19 1988-12-13 Cornell Research Foundation, Inc. High performance signal processor
JPH0782341B2 (ja) * 1986-10-04 1995-09-06 株式会社河合楽器製作所 電子楽器
US5481488A (en) * 1994-10-21 1996-01-02 United Microelectronics Corporation Block floating point mechanism for fast Fourier transform processor
FR2731793B1 (fr) * 1995-03-16 1997-06-06 France Telecom Dispositif de protection d'un transducteur de pression pour cable de transmission ou autre
KR20030007161A (ko) * 2001-07-13 2003-01-23 키 스트림 가부시키가이샤 심볼창 타이밍적응제어형 연산회로 및 그것에 사용하는어드레스발생회로
US6993544B2 (en) * 2002-08-27 2006-01-31 Broadcom Corporation Limit-cycle oscillation suppression method, system, and computer program product
US7197525B2 (en) * 2002-11-26 2007-03-27 Analog Devices, Inc. Method and system for fixed point fast fourier transform with improved SNR

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5166746A (ja) * 1974-12-06 1976-06-09 Fujitsu Ltd Naisekienzanshorikairo
FR2296221A1 (fr) * 1974-12-27 1976-07-23 Ibm France Systeme de traitement du signal
US4020334A (en) * 1975-09-10 1977-04-26 General Electric Company Integrated arithmetic unit for computing summed indexed products
US4128890A (en) * 1977-06-29 1978-12-05 General Electric Company Integrated arithmetic unit and digital networks using the unit
US4157589A (en) * 1977-09-09 1979-06-05 Gte Laboratories Incorporated Arithmetic logic apparatus
US4161784A (en) * 1978-01-05 1979-07-17 Honeywell Information Systems, Inc. Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands
FR2425773B1 (fr) * 1978-05-10 1986-05-30 Nippon Electric Co Filtre numerique

Also Published As

Publication number Publication date
US4407018A (en) 1983-09-27
JPS56147260A (en) 1981-11-16
FR2480968B1 (OSRAM) 1984-11-30
FR2480968A1 (fr) 1981-10-23
CA1157161A (en) 1983-11-15

Similar Documents

Publication Publication Date Title
JPH0315219B2 (OSRAM)
US8615543B1 (en) Saturation and rounding in multiply-accumulate blocks
US6282554B1 (en) Method and apparatus for floating point operations and format conversion operations
EP0464493B1 (en) High-radix divider
Freeny Special-purpose hardware for digital filtering
US6754689B2 (en) Method and apparatus for performing subtraction in redundant form arithmetic
JPS6132437Y2 (OSRAM)
US5367477A (en) Method and apparatus for performing parallel zero detection in a data processing system
KR100302093B1 (ko) 교차형디지탈유한임펄스응답필터에서이진입력신호를탭계수와승산시키는방법및회로배열과교차형디지탈필터의설계방법
US4366549A (en) Multiplier with index transforms modulo a prime or modulo a fermat prime and the fermat prime less one
Sasao et al. A method to decompose multiple-output logic functions
US5337266A (en) Method and apparatus for fast logarithmic addition and subtraction
US5159567A (en) Programmable serial multiplier
JP2724326B2 (ja) モノリシック集積回路チップ部分およびその設計方法
JP3003467B2 (ja) 演算装置
US6745219B1 (en) Arithmetic unit using stochastic data processing
US5530664A (en) Method and apparatus for automatically designing logic circuit, and multiplier
JP2001222410A (ja) 除算器
US4727507A (en) Multiplication circuit using a multiplier and a carry propagating adder
US5903470A (en) Method and apparatus for automatically designing logic circuit, and multiplier
US6230178B1 (en) Method for the production of an error correction parameter associated with the implementation of a modular operation according to the Montgomery method
US4331951A (en) BCD-to-Binary converter
EP0214836A1 (en) Carry select adder
JPS61262925A (ja) 演算回路
JP2000010763A (ja) 除算回路