JPH03139931A - Alarm output circuit for communication equipment - Google Patents
Alarm output circuit for communication equipmentInfo
- Publication number
- JPH03139931A JPH03139931A JP1278906A JP27890689A JPH03139931A JP H03139931 A JPH03139931 A JP H03139931A JP 1278906 A JP1278906 A JP 1278906A JP 27890689 A JP27890689 A JP 27890689A JP H03139931 A JPH03139931 A JP H03139931A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- mosfet
- alarm
- voltage
- ground level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
Landscapes
- Emergency Alarm Devices (AREA)
- Alarm Systems (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は通信装置に何等かの障害が発生したときグラン
ドレベル信号を送出する警報出力回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an alarm output circuit that sends out a ground level signal when some kind of failure occurs in a communication device.
従来、通信装置の警報出方回路は、第２図に示すように
、トランジスタ５とトランジスタ駆動回路６とから構成
さｈ、警報出方時にベース電流７を流し、トランジスタ
５をオンしていた。Conventionally, as shown in FIG. 2, the alarm output circuit of a communication device is composed of a transistor 5 and a transistor drive circuit 6, and when an alarm is output, a base current 7 is passed to turn on the transistor 5.
しかし、上述した従来の警報出力回路では、電源オフ状
態ではトランジスタをオンできないため、グランドレベ
ル信号な送出できず、従い常時通電されたリレーを併用
しなければならず、コストアップになるばかりでなく、
消費電力も増大するという欠点があった。However, in the conventional alarm output circuit described above, since the transistor cannot be turned on when the power is off, it is not possible to send out a ground level signal. Therefore, a relay that is always energized must be used in conjunction with the circuit, which not only increases costs but also increases the cost. ,
This has the disadvantage that power consumption also increases.
本発明は通信装置に障害が発生したときグランドレベル
信号を送出する通信装置の警報出力回路におし・て、デ
プレッション型ＭＯＳＦＥＴと、障害発生時または電源
オフ状態で前記ＭＯＳＦＥＴノケート・ソース間電圧を
グランドレベルに固定する手段と、正常状態で前記ＭＯ
ＳＦＥＴのゲート・ソース間にゲートオフ電圧を印加す
る手段とを備える。The present invention provides an alarm output circuit for a communication device that sends out a ground level signal when a fault occurs in the communication device, and uses a depletion type MOSFET to control the voltage between the MOSFET node and source when a fault occurs or when the power is off. means for fixing the MO to ground level and the MO in a normal state;
and means for applying a gate-off voltage between the gate and source of the SFET.
次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第１図は本発明の一実施例を示す構成図である。FIG. 1 is a block diagram showing an embodiment of the present invention.
正常状態では、デプレッション型ＭＯＳＦＥＴＩのゲー
トには、電圧発生回路２により、ゲートオフ電圧が印加
され、ＭＯＳＦＥＴＩはオフ状態にある。警報人力３よ
り警報入力があれば、ＭＯＳＦＥＴｌのゲートには、電
圧発生回路２により、グランドレベル電圧が印加さ九、
ＭＯＳＦＥＴＩはオン状態になり警報が出力される。ま
た、電Ｊ′、１オフ状態では、ＭＯＳＦＥＴＩのゲート
には、抵抗４によりプルダウンされているので、グラン
ドレベル電圧が印加され、ＭＯＳＦＥＴＩはオン状態に
なり警報が出力される。In a normal state, a gate-off voltage is applied to the gate of the depletion type MOSFET I by the voltage generation circuit 2, and the MOSFET I is in an off state. When there is an alarm input from the alarm human power 3, a ground level voltage is applied to the gate of MOSFETl by the voltage generating circuit 2.
MOSFETI is turned on and an alarm is output. Furthermore, when the voltage J', 1 is in the OFF state, the gate of MOSFET I is pulled down by the resistor 4, so a ground level voltage is applied, and MOSFET I is turned on and an alarm is output.
〔発明の効果」
以上説明したように本発明によれば、デプレッション型
ＭＯＳＦＥＴと、警報出力時または電源オフ状態でゲー
ト・ソース間電圧をグランドレベルに固定する手段と、
正常状態でゲー）・・ソース間にゲートオフ電圧を印加
する手段とを備えることにより、従来のように常時通電
されたリレーを併用することなく、電源オフ状態でも警
報出力が可能であり、警報出力回路のコストダウン、低
消費電力化及びコンパクト化などの効果がある。[Effects of the Invention] As explained above, according to the present invention, a depletion type MOSFET, a means for fixing the gate-source voltage to the ground level when an alarm is output or when the power is off,
By providing a means for applying a gate-off voltage between the sources (normal state), it is possible to output an alarm even when the power is off, without using a relay that is always energized as in the past. This has the effect of reducing circuit costs, reducing power consumption, and making the circuit more compact.
第１図は本発明の一実施例を示す構成図、第２図は従来
の警報出力回路の一例を示す構成図である。
ｌ・・・・・・デプレッション型ＭＯＳＦＥＴ、２・・
・・・・電圧発生回路、３・・・・・・警報入力、４・
・・・・・抵抗、８・・・・・・警報出力。FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a block diagram showing an example of a conventional alarm output circuit. l...Depression type MOSFET, 2...
...Voltage generation circuit, 3...Alarm input, 4.
...Resistance, 8...Alarm output.
Claims (1)
出する通信装置の警報出力回路において、デプレッショ
ン型ＭＯＳＦＥＴと、障害発生時または電源オフ状態で
前記ＭＯＳＦＥＴのゲート・ソース間電圧をグランドレ
ベルに固定する手段と、正常状態で前記ＭＯＳＦＥＴの
ゲート・ソース間にゲートオフ電圧を印加する手段とを
備えることを特徴とする通信装置の警報出力回路。In an alarm output circuit of a communication device that sends out a ground level signal when a failure occurs in the communication device, a depletion type MOSFET and means for fixing the gate-source voltage of the MOSFET to the ground level when a failure occurs or when the power is turned off. and means for applying a gate-off voltage between the gate and source of the MOSFET in a normal state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1278906A JP2917323B2 (en) | 1989-10-25 | 1989-10-25 | Alarm output circuit of communication device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1278906A JP2917323B2 (en) | 1989-10-25 | 1989-10-25 | Alarm output circuit of communication device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03139931A true JPH03139931A (en) | 1991-06-14 |
| JP2917323B2 JP2917323B2 (en) | 1999-07-12 |
Family
ID=17603742
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1278906A Expired - Lifetime JP2917323B2 (en) | 1989-10-25 | 1989-10-25 | Alarm output circuit of communication device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2917323B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8850884B2 (en) | 2009-07-10 | 2014-10-07 | Sony Corporation | Liquid tank and fuel cell |
-
1989
- 1989-10-25 JP JP1278906A patent/JP2917323B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8850884B2 (en) | 2009-07-10 | 2014-10-07 | Sony Corporation | Liquid tank and fuel cell |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2917323B2 (en) | 1999-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR840008097A (en) | Substrate Bias Voltage Control Circuit and Method | |
| KR960030231A (en) | Voltage driving circuit of semiconductor memory device | |
| JPH01123521A (en) | Power on signal generating circuit | |
| KR910008953A (en) | CMOS Integrated Circuits for Capacitance Device Driving | |
| KR910019342A (en) | Buffer circuit for supplying output signal corresponding to the reference voltage | |
| KR890013769A (en) | Medium Potential Generation Circuit | |
| KR970029739A (en) | Semiconductor potential supply device and semiconductor memory device using same | |
| JPH03139931A (en) | Alarm output circuit for communication equipment | |
| KR940023028A (en) | Voltage / Current Conversion Circuit Using Metal Oxide Semiconductor (MOS) Transistors | |
| ATE152843T1 (en) | ELECTRICAL MIRROR | |
| KR970003257A (en) | Semiconductor memory device | |
| KR920020851A (en) | Logic circuit | |
| KR840006894A (en) | Control circuit of thyristors or triac semiconductor devices | |
| JPS60119107A (en) | Bias power supply circuit | |
| JPS6342747Y2 (en) | ||
| JPH02156713A (en) | Bias circuit | |
| JPH03185923A (en) | Semiconductor integrated circuit | |
| WO1997020384A3 (en) | Current one-shot circuit | |
| KR960027330A (en) | Trigger Circuits for Power MOSFETs | |
| KR960016391A (en) | Flyback transformer | |
| KR920001210A (en) | Die Lister (SCR) | |
| JPH05283945A (en) | Current mirror circuit | |
| KR970024183A (en) | Operation safety circuit of integrated circuit | |
| JPH02131018A (en) | Semiconductor integrated circuit | |
| JPH0549119B2 (en) |