JPH0313921A - Production of thin-film diode - Google Patents

Production of thin-film diode

Info

Publication number
JPH0313921A
JPH0313921A JP1149808A JP14980889A JPH0313921A JP H0313921 A JPH0313921 A JP H0313921A JP 1149808 A JP1149808 A JP 1149808A JP 14980889 A JP14980889 A JP 14980889A JP H0313921 A JPH0313921 A JP H0313921A
Authority
JP
Japan
Prior art keywords
glass substrate
electrodes
semiconductor layers
patterning
transparent conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1149808A
Other languages
Japanese (ja)
Inventor
Tomoyuki Kawashima
河島 朋之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP1149808A priority Critical patent/JPH0313921A/en
Publication of JPH0313921A publication Critical patent/JPH0313921A/en
Pending legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)

Abstract

PURPOSE:To protect the regions of a glass substrate where transparent conductive films are removed against the corrosion due to etching by forming semiconductor layers to cover the regions of the glass substrate where the transparent conductive films between picture element electrodes and scanning electrodes are removed and removing the unnecessary parts in the semiconductor layers with wiring electrodes as a mask. CONSTITUTION:ITO is deposited on the glass substrate 1 and is subjected to a 1st patterning, by which the picture element electrodes 21, 22 and the scanning electrodes 23 are formed. Amorphous silicon is then deposited and is subjected to a 2nd patterning to form coat the regions 6A, 6B of the exposed parts of the glass substrate 1 formed by the 1st patterning with the semiconductor layers 3A, 3B. Mo is then deposited as the wiring electrodes and is etched by a 3rd patterning to form the wiring electrodes 4A; further, the unnecessary semiconductor layers 3A of the semiconductor layers formed in the previous stage are removed with the electrodes 4A as a mask to pattern the diode elements 5. The semiconductor layers are not corroded by the etching soln. in the 3rd patterning and, therefore, the glass regions 6A, 6B are protected against corrosion.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は薄膜ダイオードの製造方法に係り、特にガラ
ス基板からのイオン性不純物の混入がなく特性に優れる
y薄膜ダイオードの製造方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to a method for manufacturing a thin film diode, and more particularly to a method for manufacturing a thin film diode that is free from ionic impurities from a glass substrate and has excellent characteristics.

〔従来の技術〕[Conventional technology]

液晶デイスプレィなどの薄膜表示装置は、電卓や時計な
どの小型電子機器用の表示装置として大量に使用され、
現在では画面の大型化と高画質化を目標としている。大
画面で高画質な表示を行う方法として、画面の各画素に
スイッチング素子を設けたアクティブマトリクス方式が
有効である。
Thin film display devices such as liquid crystal displays are used in large quantities as display devices for small electronic devices such as calculators and watches.
Currently, the goal is to make the screen larger and have higher image quality. An effective method for displaying high-quality images on a large screen is an active matrix method in which each pixel on the screen is provided with a switching element.

アクティブマトリクス方式に用いるスイッチング素子と
しては、薄膜トランジスタ (TPT)などの三端子素
子やMIM  (金属−絶縁体−金属)素子、バリスタ
、薄膜ダイオードなどの二端子の非線形素子などが提案
され、特に二端子の非線形素子は構造が簡単であるため
、三端子素子を用いるアクティブマトリクス方式よりも
製造コストを低くできる。
As switching elements used in the active matrix method, three-terminal elements such as thin film transistors (TPT), two-terminal nonlinear elements such as MIM (metal-insulator-metal) elements, varistors, and thin-film diodes have been proposed, and two-terminal nonlinear elements such as Since the nonlinear element has a simple structure, the manufacturing cost can be lower than that of an active matrix method using a three-terminal element.

アクティブマトリクス方式に用いるスイッチング素子は
、ガラス基板上において金属膜や半導体膜などの薄膜を
被着する工程と、強酸性の溶液や腐食性のガスを用いて
化学反応や物理反応により薄膜をエツチング(腐食)加
工するパターニング工程とを繰り返すことにより製造さ
れる。
The switching elements used in the active matrix method involve a process of depositing a thin film such as a metal film or a semiconductor film on a glass substrate, and etching the thin film through a chemical or physical reaction using a strongly acidic solution or corrosive gas. It is manufactured by repeating the patterning process (corrosion) processing.

第3図は従来の薄膜ダイオードの製造工程を示す断面図
である。第3図(alに示すようにガラス基板1に透明
導電膜としてrTOを被着し第1のパターンでパターニ
ングして画素電極21.22と走査電極23を形成し、
次にアモルファスシリコンを被着し第2のパターンでC
F4と08の混合ガスを用いてプラズマエツチングを行
いアモルファスシリコン3をパターニング形成する0次
に第3図中)に示すように配線1tFIiとしてMoを
被着し第3のパターンでリン酸、硝酸、酢酸の混合溶液
を用いて一〇をウェットエツチングして配線電極4をパ
ターニング形成する。さらに第3図+c+に示すように
CFm とOlの混合ガスを用いて配線電極4をマスク
にしてアモルファスシリコンをプラズマエツチングして
ダイオード素子5をパターニング形成する。
FIG. 3 is a cross-sectional view showing the manufacturing process of a conventional thin film diode. As shown in FIG. 3 (al), rTO is deposited as a transparent conductive film on the glass substrate 1 and patterned in a first pattern to form pixel electrodes 21, 22 and scanning electrodes 23,
Next, deposit amorphous silicon and apply C in a second pattern.
Plasma etching is performed using a mixed gas of F4 and 08 to form a pattern of amorphous silicon 3. Next, Mo is deposited as the wiring 1tFIi as shown in FIG. Wiring electrode 4 is patterned by wet etching using a mixed solution of acetic acid. Further, as shown in FIG. 3+c+, a diode element 5 is patterned by plasma etching the amorphous silicon using a mixed gas of CFm and Ol and using the wiring electrode 4 as a mask.

〔発明が解決しようとする課題〕 しかしながらこのような従来の薄膜ダイオードの製造方
法では、透明導電膜が第1のパターンでパターニング除
去されたガラス基板領域6A、6Bのうち領域6Aがア
モルファスシリコン3のエツチング時の腐食ガスや配線
電極4工ツチング時の強酸性エツチング溶液にさらされ
るためガラス表面が腐食され、ガラス内部にあるナトリ
ウムやカリウムなどのイオン性物質がガラス表面に析出
、拡散し、これらのイオン性物質の汚染によりダイオー
ド素子5や液晶材料の性能が低下し、表示装置の画質や
信鎖性が低下してしまうという問題があった。ガラス基
板領域6Bについてもガラス基板領域6Aより少ないも
のの腐食のチャンスがある。
[Problems to be Solved by the Invention] However, in such a conventional method for manufacturing a thin film diode, the region 6A of the glass substrate regions 6A and 6B from which the transparent conductive film has been patterned and removed in the first pattern is amorphous silicon 3. The glass surface is corroded due to exposure to corrosive gas during etching and strong acid etching solution during wiring electrode 4-processing, and ionic substances such as sodium and potassium inside the glass precipitate and diffuse on the glass surface. There has been a problem in that the performance of the diode element 5 and the liquid crystal material is degraded due to contamination with ionic substances, and the image quality and reliability of the display device are degraded. There is also a chance of corrosion in the glass substrate region 6B, although it is less than in the glass substrate region 6A.

この発明は上述の点に鑑みてなされ、その目的は透明導
電膜の除去されたガラス基板領域がエツチングによる腐
食を可及的受けないようにして特性に優れる薄膜ダイオ
ードを製造する方法を提供することにある。
The present invention has been made in view of the above-mentioned points, and its object is to provide a method for manufacturing a thin film diode with excellent characteristics by minimizing corrosion caused by etching in the region of the glass substrate from which the transparent conductive film has been removed. It is in.

〔!1題を解決するための手段〕 上述の目的はこの発明によればガラス基板上に透明導電
膜を用いて画素電極と走査電極を形成し、次いで所定の
パターンの半導体層と配線電極を積層する薄膜ダイオー
ドの製造方法において、(1)少なくとも画素電極と走
査電極の間の透明導電膜の除去されたガラス基板領域6
A、6Bを被覆して半導体層3A、3Bを形成する工程
と、(2)配tiA電極4Aをマスクに用いて、前記工
程で形成された半導体層のうちの不要な半導体層3Aを
除去する工程とを備えることにより達成される。
[! Means for Solving Problem 1] According to the present invention, the above object is to form pixel electrodes and scanning electrodes on a glass substrate using a transparent conductive film, and then to laminate semiconductor layers and wiring electrodes in a predetermined pattern. In the method for manufacturing a thin film diode, (1) a glass substrate region 6 from which a transparent conductive film is removed at least between a pixel electrode and a scanning electrode;
A step of covering A and 6B to form semiconductor layers 3A and 3B, and (2) using the distributed TiA electrode 4A as a mask, removing unnecessary semiconductor layer 3A from among the semiconductor layers formed in the above step. This is achieved by comprising a process.

〔作用〕[Effect]

半導体層3A、3Bは第2のパターンでマスクされるの
でドライエツチングで除去されず、従ってガラス基板領
域6A、6Bはエツチングガスにより腐食されることが
ない、配線量i4Aを形成する第3のパターンでは半導
体層はエツチング溶液に腐食されず、従ってガラス1&
 Fi 領域6A、6Bはエツチング溶液に接触するこ
とがない、不要な半導体層の除去工程で、ガラス基板領
域6^が露出される。
The semiconductor layers 3A, 3B are not removed by dry etching because they are masked by the second pattern, and therefore the glass substrate regions 6A, 6B are not corroded by the etching gas.The third pattern forms the wiring amount i4A. In this case, the semiconductor layer is not corroded by the etching solution and therefore the glass 1&
The Fi regions 6A and 6B do not come into contact with the etching solution, and the glass substrate region 6^ is exposed in the process of removing unnecessary semiconductor layers.

〔実施例〕〔Example〕

次にこの発明の実施例を図面に基いて説明する。 Next, embodiments of the present invention will be described based on the drawings.

第1図はこの発明の実施例に係る薄膜ダイオードの製造
工程を示し、第1図+alは半導体層の形成工程を示す
断面図、第1図中)は配線電極の形成工程を示す断面図
、第1図(C1は不要な半導体層の除去工程を示す断面
図である。第2図は第1図(5)に対応する平面図であ
る。
FIG. 1 shows the manufacturing process of a thin film diode according to an embodiment of the present invention, FIG. FIG. 1 (C1 is a cross-sectional view showing a step of removing an unnecessary semiconductor layer. FIG. 2 is a plan view corresponding to FIG. 1 (5).

第1図ta)や第2図で示すようにガラス基板1に透明
導電膜としてITOを被着し第1のパターンでパターニ
ングして画素電極21.22と走査電極23を形成し、
次にアモルファスシリコンを被着し第2のパターンでC
Fa と0!の混合ガスを用いてプラズマエツチングに
よりアモルファスシリコンをパターニング形成する。こ
の工程では少なくとも第1のパターンで透明導電膜が除
去されたガラス基板領域6A、6Bを半導体層で覆うよ
うにし、配線電極と透明電極が電気的接続される部分に
開口部7A7Bが形成される。 7Bはアクティブマト
リクスの図示されない他のy/薄膜ダイオードのITO
との接続用開口部である0次に第1図中)に示すように
配線電極としてMoを被着し第3のパターンでリン酸。
As shown in FIG. 1 (ta) and FIG. 2, ITO is deposited as a transparent conductive film on a glass substrate 1 and patterned in a first pattern to form pixel electrodes 21, 22 and scanning electrodes 23,
Next, deposit amorphous silicon and apply C in a second pattern.
Fa and 0! Amorphous silicon is patterned by plasma etching using a mixed gas of In this step, at least the glass substrate regions 6A and 6B from which the transparent conductive film has been removed in the first pattern are covered with a semiconductor layer, and openings 7A and 7B are formed in the portions where the wiring electrodes and the transparent electrodes are electrically connected. . 7B is ITO of other y/thin film diodes not shown in the active matrix.
As shown in Figure 1), Mo is deposited as a wiring electrode and phosphoric acid is applied in a third pattern.

硝酸、酢酸の混合溶液を用いてMoをエツチングして配
線電極4Aをパターニング形成する。さらに第1図tc
+に示すようにCF4 と0.の混合ガスを用いて配線
電極4Aをマスクにしてアモルファスシリコンをプラズ
マエツチングしてダイオード素子5をバターニング形成
する。
Wiring electrodes 4A are patterned by etching Mo using a mixed solution of nitric acid and acetic acid. Furthermore, Figure 1 tc
As shown in +, CF4 and 0. Using the wiring electrode 4A as a mask, the amorphous silicon is plasma etched using a mixed gas to form the diode element 5 by patterning.

〔発明の効果〕〔Effect of the invention〕

この発明によればガラス基板上に透明導電膜を用いて画
素電極と走査電極を形成し、次いで所定のパターンの半
導体層と配線電極を積層する薄膜ダイオードの製造方法
において、 +l)少なくとも画素電極と走査電極の間の透明導電膜
の除去されたガラス基板領域を被覆して半導体層を形成
する工程と、 (2)配線電極をマスクに用いて、前記工程で形成され
た半導体層のうちの不要な半導体層を除去する工程とを
備えるので透明導電膜が除去されたガラス基板領域はエ
ツチング工程にさらされる回数が減少し、その結果ガラ
スの腐食によるイオン性物質の半導体層への混入がなく
なり、特性に優れる薄膜ダイオードが得られる。
According to this invention, in a method for manufacturing a thin film diode, in which a pixel electrode and a scanning electrode are formed using a transparent conductive film on a glass substrate, and then a semiconductor layer and a wiring electrode in a predetermined pattern are laminated, +l) at least a pixel electrode and a scanning electrode are formed. (2) forming a semiconductor layer by covering the glass substrate region from which the transparent conductive film between the scanning electrodes has been removed; (2) using the wiring electrode as a mask to remove unnecessary parts of the semiconductor layer formed in the above step Since the glass substrate region from which the transparent conductive film has been removed is exposed to fewer etching steps, as a result, the incorporation of ionic substances into the semiconductor layer due to corrosion of the glass is eliminated. A thin film diode with excellent characteristics can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の実施例に係る薄膜ダイオードの製造
工程を示し、第1図fa)は半導体層の形成工程を示す
断面図、第1図(′b)は配線電極の形成工程を示す断
面図、第1図(C1は不要な半導体層の除去工程を示す
断面図、第2図は第1図(alに対応する平面図、第3
図は従来の薄膜ダイオードの製造工程を示し、第3図t
alは半導体層の形成工程を示す断面図、第3図中)は
配線電極の形成工程を示す断面図、第3図(C)は不要
な半導体層の除去工程を示す断面図である。 1ニガラス基板、21,22:画素電極、23:走査!
極、3A、3B:半導体層、4A:配線電極、5:ダイ
オード素子、6A、6B:透明導電膜の除去されたガラ
ス基板領域、7A、7BF開ロ部。
FIG. 1 shows the manufacturing process of a thin film diode according to an embodiment of the present invention, FIG. 1fa) is a cross-sectional view showing the process of forming a semiconductor layer, and FIG. 1('b) shows the process of forming a wiring electrode. Cross-sectional view, FIG. 1 (C1 is a cross-sectional view showing the process of removing unnecessary semiconductor layers, FIG. 2 is a plan view corresponding to
The figure shows the manufacturing process of a conventional thin film diode.
al is a sectional view showing the process of forming a semiconductor layer, FIG. 3) is a sectional view showing the process of forming a wiring electrode, and FIG. 3(C) is a sectional view showing the process of removing an unnecessary semiconductor layer. 1 glass substrate, 21, 22: pixel electrode, 23: scanning!
Pole, 3A, 3B: semiconductor layer, 4A: wiring electrode, 5: diode element, 6A, 6B: glass substrate region from which transparent conductive film has been removed, 7A, 7BF opening.

Claims (1)

【特許請求の範囲】 1)ガラス基板上に透明導電膜を用いて画素電極と走査
電極を形成し、次いで所定のパターンの半導体層と配線
電極を積層する薄膜ダイオードの製造方法において、 (1)少なくとも画素電極と走査電極の間の透明導電膜
の除去されたガラス基板領域を被覆して半導体層を形成
する工程と、 (2)配線電極をマスクに用いて、前記工程で形成され
た半導体層のうちの不要な半導体層を除去する工程とを
備えることを特徴とする薄膜ダイオードの製造方法。
[Claims] 1) A method for manufacturing a thin film diode in which a pixel electrode and a scanning electrode are formed using a transparent conductive film on a glass substrate, and then a semiconductor layer and a wiring electrode in a predetermined pattern are laminated. (2) forming a semiconductor layer by covering the region of the glass substrate from which the transparent conductive film between the pixel electrode and the scanning electrode has been removed; (2) using the wiring electrode as a mask, the semiconductor layer formed in the above step; A method for manufacturing a thin film diode, comprising the step of removing an unnecessary semiconductor layer of the thin film diode.
JP1149808A 1989-06-13 1989-06-13 Production of thin-film diode Pending JPH0313921A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1149808A JPH0313921A (en) 1989-06-13 1989-06-13 Production of thin-film diode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1149808A JPH0313921A (en) 1989-06-13 1989-06-13 Production of thin-film diode

Publications (1)

Publication Number Publication Date
JPH0313921A true JPH0313921A (en) 1991-01-22

Family

ID=15483164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1149808A Pending JPH0313921A (en) 1989-06-13 1989-06-13 Production of thin-film diode

Country Status (1)

Country Link
JP (1) JPH0313921A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT502347B1 (en) * 2005-09-02 2008-10-15 Rodenstock Gmbh EYEWEAR, GLASSES, AND METHOD FOR PRODUCING A GLASS SENSOR AND A GLASS

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT502347B1 (en) * 2005-09-02 2008-10-15 Rodenstock Gmbh EYEWEAR, GLASSES, AND METHOD FOR PRODUCING A GLASS SENSOR AND A GLASS

Similar Documents

Publication Publication Date Title
KR100223153B1 (en) Manufacturing method of active matrix liquid crystal display device and active matrix liquid crystal display device
US6373546B1 (en) Structure of a liquid crystal display and the method of manufacturing the same
US7525630B2 (en) Method of manufacturing array substrate for liquid crystal display device
US8053295B2 (en) Liquid crystal display device and method of fabricating the same
GB2323472A (en) Structure of liquid crystal display device and method of manufacture
US6327443B1 (en) Liquid crystal display device
KR100284560B1 (en) LCD and its manufacturing method
KR0169356B1 (en) Thin film transistor liquid crystal display element and its manufacturing method
US9019462B2 (en) Array substrate and method for manufacturing the same, and display device
JPH0580650B2 (en)
KR101268388B1 (en) Fabrication method of liquid crystal display device
JPH0313921A (en) Production of thin-film diode
JP3521490B2 (en) Liquid crystal display device and method of manufacturing the same
JP2001188240A (en) Electronic device having transparent conductive film
KR100205867B1 (en) Active matrix substrate and its fabrication method
KR100268105B1 (en) Thin-film transistor substrate and manufacturing method thereof
JPH0327022A (en) Production of thin-film diode
JPH04309927A (en) Manufacture of active matrix substrate and liquid crystal display element using the same
JPS62299819A (en) Manufacture of liquid crystal display body
JPH05323374A (en) Thin-film transistor matrix device and its production
KR100904527B1 (en) Manufacturing method of array substrate for liquid crystal display device
JPS62262890A (en) Manufacture of active matrix element
JP2857901B2 (en) Method of manufacturing electrode substrate for liquid crystal display element
JP3196986B2 (en) Manufacturing method of array substrate
KR19980017720A (en) LCD and its manufacturing method