JPH0313616B2 - - Google Patents

Info

Publication number
JPH0313616B2
JPH0313616B2 JP58152053A JP15205383A JPH0313616B2 JP H0313616 B2 JPH0313616 B2 JP H0313616B2 JP 58152053 A JP58152053 A JP 58152053A JP 15205383 A JP15205383 A JP 15205383A JP H0313616 B2 JPH0313616 B2 JP H0313616B2
Authority
JP
Japan
Prior art keywords
replacement
row
data
column
buffer storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58152053A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6043758A (ja
Inventor
Koji Nakamura
Makoto Kishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58152053A priority Critical patent/JPS6043758A/ja
Publication of JPS6043758A publication Critical patent/JPS6043758A/ja
Publication of JPH0313616B2 publication Critical patent/JPH0313616B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58152053A 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式 Granted JPS6043758A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58152053A JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58152053A JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Publications (2)

Publication Number Publication Date
JPS6043758A JPS6043758A (ja) 1985-03-08
JPH0313616B2 true JPH0313616B2 (enrdf_load_stackoverflow) 1991-02-22

Family

ID=15532014

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58152053A Granted JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Country Status (1)

Country Link
JP (1) JPS6043758A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2618149B2 (ja) * 1991-04-22 1997-06-11 インターナショナル・ビジネス・マシーンズ・コーポレイション キャッシュ内のデータ記憶スペースを管理する方法及びキャッシュ内でページ置換を行う装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS605021B2 (ja) * 1980-07-08 1985-02-07 日本電気株式会社 バッファメモリ装置
JPS6019810B2 (ja) * 1980-12-05 1985-05-18 富士通株式会社 バッファメモリ制御方式

Also Published As

Publication number Publication date
JPS6043758A (ja) 1985-03-08

Similar Documents

Publication Publication Date Title
US5019971A (en) High availability cache organization
JP3065736B2 (ja) 半導体記憶装置
US5226147A (en) Semiconductor memory device for simple cache system
US3800292A (en) Variable masking for segmented memory
JP3620473B2 (ja) 共有キャッシュメモリのリプレイスメント制御方法及びその装置
EP0407119B1 (en) Apparatus and method for reading, writing and refreshing memory with direct virtual or physical access
US6023746A (en) Dual associative-cache directories allowing simultaneous read operation using two buses with multiplexors, address tags, memory block control signals, single clock cycle operation and error correction
JPS6118222B2 (enrdf_load_stackoverflow)
EP1087296B1 (en) Word width selection for SRAM cache
US6041393A (en) Array padding for higher memory throughput in the presence of dirty misses
US5060136A (en) Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
JPH07120312B2 (ja) バッファメモリ制御装置
US4942521A (en) Microprocessor with a cache memory in which validity flags for first and second data areas are simultaneously readable
JPH0438014B2 (enrdf_load_stackoverflow)
US4400793A (en) Method and arrangement for fast access to CCD-stores
JPS6027965A (ja) 記憶システム
JPH0313616B2 (enrdf_load_stackoverflow)
EP0287334A2 (en) High availability cache memory
JPH0427583B2 (enrdf_load_stackoverflow)
JP2660488B2 (ja) 半導体記憶装置
JPH06243045A (ja) キャッシュメモリ
JP2507721B2 (ja) バツフアメモリ装置
JP2660489B2 (ja) 半導体記憶装置
JP2000066946A (ja) メモリコントローラ
JPS60178550A (ja) バンク構成記憶装置のアドレス変換方式