JPH03125532U - - Google Patents
Info
- Publication number
- JPH03125532U JPH03125532U JP3387990U JP3387990U JPH03125532U JP H03125532 U JPH03125532 U JP H03125532U JP 3387990 U JP3387990 U JP 3387990U JP 3387990 U JP3387990 U JP 3387990U JP H03125532 U JPH03125532 U JP H03125532U
- Authority
- JP
- Japan
- Prior art keywords
- clock pulses
- counter
- shift register
- stage shift
- pulses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001934 delay Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図は本考案の一実施例を示す回路図、第２
図は一実施例の動作を説明するタイミング図、第
３図は一実施例の回路のプリセツト値と分周比の
関係を示す図、第４図、第５図および第６図は本
考案の他の実施例を示す回路図である。第７図は
および第８図は従来回路を示す図である。
１……カウンタ、５……フリツプフロツプ、６
……ノア回路。
Figure 1 is a circuit diagram showing one embodiment of the present invention;
The figure is a timing diagram explaining the operation of one embodiment, FIG. 3 is a diagram showing the relationship between preset values and frequency division ratios of the circuit of one embodiment, and FIGS. 4, 5, and 6 are diagrams of the circuit of the present invention. FIG. 7 is a circuit diagram showing another embodiment. FIGS. 7 and 8 are diagrams showing conventional circuits. 1...Counter, 5...Flip-flop, 6
...Noah circuit.
Claims (1)
クパルスに対して１個のキヤリパルスを出力する
カウンタと、 前記カウンタからのキヤリパルスを前記クロツ
クパルスに同期して記憶するＭ段シフトレジスタ
と、 前記Ｍ段シフトレジスタの記憶出力により、前
記カウンタの計数動作を前記クロツクパルスＭ個
分遅延させる計数遅延回路とを備えたことを特徴
とする分周回路。[Claims for Utility Model Registration] A counter that counts clock pulses and outputs one carry pulse for every N clock pulses, and an M-stage shift register that stores the carry pulses from the counter in synchronization with the clock pulses. and a counting delay circuit that delays the counting operation of the counter by the number of the M clock pulses based on the storage output of the M-stage shift register.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3387990U JPH03125532U (en) | 1990-03-30 | 1990-03-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3387990U JPH03125532U (en) | 1990-03-30 | 1990-03-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH03125532U true JPH03125532U (en) | 1991-12-18 |
Family
ID=31537881
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3387990U Pending JPH03125532U (en) | 1990-03-30 | 1990-03-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03125532U (en) |
-
1990
- 1990-03-30 JP JP3387990U patent/JPH03125532U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03125532U (en) | ||
| JPH0322435U (en) | ||
| JPH039534U (en) | ||
| JPS63181023U (en) | ||
| JPS6330044U (en) | ||
| JPH042505Y2 (en) | ||
| JPH0466816U (en) | ||
| JPH044429U (en) | ||
| JPH0469926U (en) | ||
| JPH0326191U (en) | ||
| JPH0349699U (en) | ||
| JPH01110522U (en) | ||
| JPH01169825U (en) | ||
| JPH0480134U (en) | ||
| JPS59125136U (en) | synchronous pulse generator | |
| JPH0255740U (en) | ||
| JPS6239338U (en) | ||
| JPS6135443U (en) | Pulse output control circuit | |
| JPH01147441U (en) | ||
| JPS6157632U (en) | ||
| JPS62135235U (en) | ||
| JPS61103946U (en) | ||
| JPH0357632U (en) | ||
| JPS61104644U (en) | ||
| JPH0740663B2 (en) | Timer-circuit |