JPH0311040B2 - - Google Patents
Info
- Publication number
- JPH0311040B2 JPH0311040B2 JP27313584A JP27313584A JPH0311040B2 JP H0311040 B2 JPH0311040 B2 JP H0311040B2 JP 27313584 A JP27313584 A JP 27313584A JP 27313584 A JP27313584 A JP 27313584A JP H0311040 B2 JPH0311040 B2 JP H0311040B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- stored
- end mark
- contents
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 7
- 230000004044 response Effects 0.000 description 4
- 230000005856 abnormality Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59273135A JPS61151897A (ja) | 1984-12-26 | 1984-12-26 | メモリの内容格納方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59273135A JPS61151897A (ja) | 1984-12-26 | 1984-12-26 | メモリの内容格納方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61151897A JPS61151897A (ja) | 1986-07-10 |
| JPH0311040B2 true JPH0311040B2 (enExample) | 1991-02-15 |
Family
ID=17523606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59273135A Granted JPS61151897A (ja) | 1984-12-26 | 1984-12-26 | メモリの内容格納方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61151897A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1932784B (zh) | 1996-06-28 | 2010-06-09 | 索尼株式会社 | 信息处理方法及信息处理装置 |
-
1984
- 1984-12-26 JP JP59273135A patent/JPS61151897A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61151897A (ja) | 1986-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0226950B1 (en) | Memory access control circuit | |
| EP0089646B1 (en) | Input system using switch matrix | |
| JPS63172665A (ja) | プリンタ制御装置 | |
| JPH0311040B2 (enExample) | ||
| US5671238A (en) | Method and circuitry for generating r-bit parallel CRC code for an l-bit data source | |
| JPH0375959B2 (enExample) | ||
| JPS6234260A (ja) | 不揮発性メモリアクセス方式 | |
| JPH0142015B2 (enExample) | ||
| EP0108473B1 (en) | Slew length timer | |
| EP0273749B1 (en) | Display system with fewer display memory chips | |
| JP3190861B2 (ja) | 疑似nキーロールオーバキーボード入力装置と処理方法 | |
| US4941109A (en) | Method of effectively performing a feed operation and printing apparatus for realizing the method | |
| JPS61150195A (ja) | メモリの内容格納方法 | |
| JPH01128147A (ja) | 演算装置 | |
| JPS58197557A (ja) | メツセ−ジ管理方式 | |
| JP2582444B2 (ja) | ×2▲上n▼演算回路 | |
| KR100216045B1 (ko) | 프로그램형 제어기의 비트 연산 처리방법 및 그 장치 | |
| US5497481A (en) | Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests | |
| JPS6217847Y2 (enExample) | ||
| JPS60178570A (ja) | デ−タ受信器 | |
| JPH0650478B2 (ja) | デ−タ圧縮記憶方式 | |
| KR900002790B1 (ko) | 키보드의 키 위치 변경 제어방법 | |
| JPH0310123B2 (enExample) | ||
| JP2684995B2 (ja) | 命令デコーダ回路 | |
| JP2517665B2 (ja) | 操作パネルにおける動作制御装置への信号送信方法 |