JPH0311040B2 - - Google Patents

Info

Publication number
JPH0311040B2
JPH0311040B2 JP27313584A JP27313584A JPH0311040B2 JP H0311040 B2 JPH0311040 B2 JP H0311040B2 JP 27313584 A JP27313584 A JP 27313584A JP 27313584 A JP27313584 A JP 27313584A JP H0311040 B2 JPH0311040 B2 JP H0311040B2
Authority
JP
Japan
Prior art keywords
address
data
stored
end mark
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP27313584A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61151897A (ja
Inventor
Shoichi Koibuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Azbil Corp
Original Assignee
Azbil Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Azbil Corp filed Critical Azbil Corp
Priority to JP59273135A priority Critical patent/JPS61151897A/ja
Publication of JPS61151897A publication Critical patent/JPS61151897A/ja
Publication of JPH0311040B2 publication Critical patent/JPH0311040B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP59273135A 1984-12-26 1984-12-26 メモリの内容格納方法 Granted JPS61151897A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59273135A JPS61151897A (ja) 1984-12-26 1984-12-26 メモリの内容格納方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59273135A JPS61151897A (ja) 1984-12-26 1984-12-26 メモリの内容格納方法

Publications (2)

Publication Number Publication Date
JPS61151897A JPS61151897A (ja) 1986-07-10
JPH0311040B2 true JPH0311040B2 (enrdf_load_stackoverflow) 1991-02-15

Family

ID=17523606

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59273135A Granted JPS61151897A (ja) 1984-12-26 1984-12-26 メモリの内容格納方法

Country Status (1)

Country Link
JP (1) JPS61151897A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0853291B1 (en) 1996-06-28 2016-11-23 Sony Corporation Method and device for processing information

Also Published As

Publication number Publication date
JPS61151897A (ja) 1986-07-10

Similar Documents

Publication Publication Date Title
EP0089646B1 (en) Input system using switch matrix
JPH0311040B2 (enrdf_load_stackoverflow)
JPS6118023A (ja) キ−入力制御装置
US5671238A (en) Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
JPH0375959B2 (enrdf_load_stackoverflow)
JPS6234260A (ja) 不揮発性メモリアクセス方式
JPS6394716A (ja) 不揮発性メモリの書き込み方式
JPH0142015B2 (enrdf_load_stackoverflow)
EP0108473B1 (en) Slew length timer
EP0273749B1 (en) Display system with fewer display memory chips
JP3190861B2 (ja) 疑似ｎキーロールオーバキーボード入力装置と処理方法
US4941109A (en) Method of effectively performing a feed operation and printing apparatus for realizing the method
JPS61150195A (ja) メモリの内容格納方法
JPH01128147A (ja) 演算装置
JPS58197557A (ja) メツセ−ジ管理方式
JPS6349809B2 (enrdf_load_stackoverflow)
JP2582444B2 (ja) ×２▲上ｎ▼演算回路
US5497481A (en) Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests
JPS6217847Y2 (enrdf_load_stackoverflow)
JPS60178570A (ja) デ−タ受信器
JPH0650478B2 (ja) デ−タ圧縮記憶方式
KR900002790B1 (ko) 키보드의 키 위치 변경 제어방법
JPH0310123B2 (enrdf_load_stackoverflow)
JP2684995B2 (ja) 命令デコーダ回路
JP2517665B2 (ja) 操作パネルにおける動作制御装置への信号送信方法