JPH0289852U - - Google Patents

Info

Publication number
JPH0289852U
JPH0289852U JP1988169745U JP16974588U JPH0289852U JP H0289852 U JPH0289852 U JP H0289852U JP 1988169745 U JP1988169745 U JP 1988169745U JP 16974588 U JP16974588 U JP 16974588U JP H0289852 U JPH0289852 U JP H0289852U
Authority
JP
Japan
Prior art keywords
wiring board
external lead
conductive pattern
integrated circuit
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1988169745U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988169745U priority Critical patent/JPH0289852U/ja
Publication of JPH0289852U publication Critical patent/JPH0289852U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】
第１図および第３図は本考案の実施例を示す断
面図、第２図はフレキシブル配線基板の断面図、
第４図は本考案の前提となる混成集積回路装置の
断面図である。 １′……外部リード、２……配線基板、４……
半導体ペレツト、９……フレキシブル配線基板。

Claims (1)

    【実用新案登録請求の範囲】
  1. 配線基板上にマウントした半導体ペレツト、配
    線基板上の導電パターン、外部リード間をそれぞ
    れ電気的に接続したものにおいて、上記導電パタ
    ーンと外部リード間をフレキシブル配線基板にて
    接続したことを特徴とする混成集積回路装置。
JP1988169745U 1988-12-27 1988-12-27 Pending JPH0289852U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988169745U JPH0289852U (ja) 1988-12-27 1988-12-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988169745U JPH0289852U (ja) 1988-12-27 1988-12-27

Publications (1)

Publication Number Publication Date
JPH0289852U true JPH0289852U (ja) 1990-07-17

Family

ID=31460078

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988169745U Pending JPH0289852U (ja) 1988-12-27 1988-12-27

Country Status (1)

Country Link
JP (1) JPH0289852U (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009506553A (ja) 2005-08-31 2009-02-12 マイクロン テクノロジー， インク． マイクロ電子デバイスパッケージ、積重ね型マイクロ電子デバイスパッケージ、およびマイクロ電子デバイスを製造する方法
US9299684B2 (en) 2005-08-26 2016-03-29 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9299684B2 (en) 2005-08-26 2016-03-29 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US9583476B2 (en) 2005-08-26 2017-02-28 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US10153254B2 (en) 2005-08-26 2018-12-11 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US10861824B2 (en) 2005-08-26 2020-12-08 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
JP2009506553A (ja) 2005-08-31 2009-02-12 マイクロン テクノロジー， インク． マイクロ電子デバイスパッケージ、積重ね型マイクロ電子デバイスパッケージ、およびマイクロ電子デバイスを製造する方法

Similar Documents

Publication Publication Date Title
JPH0289852U (ja)
JPS62170646U (ja)
JPH0215745U (ja)
JPH01129877U (ja)
JPS63195743U (ja)
JPH0444706U (ja)
JPH0248366U (ja)
JPH0284371U (ja)
JPH03101529U (ja)
JPS6316455U (ja)
JPS62160468U (ja)
JPS62128666U (ja)
JPH0221754U (ja)
JPS62114483U (ja)
JPH0444161U (ja)
JPH0350347U (ja)
JPS63157949U (ja)
JPH0323998U (ja)
JPS633154U (ja)
JPH02110349U (ja)
JPH0275744U (ja)
JPH02108363U (ja)
JPS6221550U (ja)
JPH0245639U (ja)
JPH0392047U (ja)