JPH026693Y2 - - Google Patents
Info
- Publication number
- JPH026693Y2 JPH026693Y2 JP18309884U JP18309884U JPH026693Y2 JP H026693 Y2 JPH026693 Y2 JP H026693Y2 JP 18309884 U JP18309884 U JP 18309884U JP 18309884 U JP18309884 U JP 18309884U JP H026693 Y2 JPH026693 Y2 JP H026693Y2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- signal
- digit
- counter
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 15
- 230000010355 oscillation Effects 0.000 claims description 11
- 241000723353 Chrysanthemum Species 0.000 description 2
- 235000005633 Chrysanthemum balsamita Nutrition 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Superheterodyne Receivers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18309884U JPH026693Y2 (en, 2012) | 1984-11-30 | 1984-11-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18309884U JPH026693Y2 (en, 2012) | 1984-11-30 | 1984-11-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6197240U JPS6197240U (en, 2012) | 1986-06-21 |
JPH026693Y2 true JPH026693Y2 (en, 2012) | 1990-02-19 |
Family
ID=30740616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18309884U Expired JPH026693Y2 (en, 2012) | 1984-11-30 | 1984-11-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH026693Y2 (en, 2012) |
-
1984
- 1984-11-30 JP JP18309884U patent/JPH026693Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6197240U (en, 2012) | 1986-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3327028B2 (ja) | 周波数シンセサイザ | |
US4053739A (en) | Dual modulus programmable counter | |
US5576664A (en) | Discrete time digital phase locked loop | |
JP3179527B2 (ja) | デジタル信号合成方法及び装置 | |
US4392253A (en) | Phase locked loop circuit | |
US4556984A (en) | Frequency multiplier/divider apparatus and method | |
KR960036338A (ko) | 가변 분주비를 설정하는 장치 및 방법과 이를 활용한 장치 | |
JPH026693Y2 (en, 2012) | ||
JPH0770994B2 (ja) | 位相同期回路 | |
US4215314A (en) | Dephaser circuit | |
US4494243A (en) | Frequency divider presettable to fractional divisors | |
US6025743A (en) | PLL circuit having forcible pull-in function | |
JPS6312424B2 (en, 2012) | ||
JPS6019689B2 (ja) | 分周装置 | |
JP2002135116A (ja) | Pll回路と分周方法 | |
JP3506287B2 (ja) | 周波数シンセサイザ及び周波数シンセサイズ方法 | |
JPH0728550A (ja) | 計数装置 | |
JP2590460Y2 (ja) | Pll周波数シンセサイザ基準信号変調方式 | |
JPS63142715A (ja) | 従属同期回路 | |
JPH0733467Y2 (ja) | ディジタル位相同期ループ回路 | |
JPH02134924A (ja) | 半導体集積回路 | |
JP2531805B2 (ja) | デジタルpll回路 | |
JPH0541664A (ja) | 周波数シンセサイザ | |
JP2001136064A (ja) | 周波数信号発生装置 | |
JP2777368B2 (ja) | 周波数シンセサイザ |