JPH0253878B2 - - Google Patents
Info
- Publication number
- JPH0253878B2 JPH0253878B2 JP58117405A JP11740583A JPH0253878B2 JP H0253878 B2 JPH0253878 B2 JP H0253878B2 JP 58117405 A JP58117405 A JP 58117405A JP 11740583 A JP11740583 A JP 11740583A JP H0253878 B2 JPH0253878 B2 JP H0253878B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- address
- memory
- mode
- map
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Image Input (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58117405A JPS6010485A (ja) | 1983-06-29 | 1983-06-29 | メモリ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58117405A JPS6010485A (ja) | 1983-06-29 | 1983-06-29 | メモリ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6010485A JPS6010485A (ja) | 1985-01-19 |
JPH0253878B2 true JPH0253878B2 (enrdf_load_stackoverflow) | 1990-11-20 |
Family
ID=14710831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58117405A Granted JPS6010485A (ja) | 1983-06-29 | 1983-06-29 | メモリ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6010485A (enrdf_load_stackoverflow) |
-
1983
- 1983-06-29 JP JP58117405A patent/JPS6010485A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6010485A (ja) | 1985-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69033061T2 (de) | Speicher mit mehrfacher Eingangs-/Ausgangswahl | |
US5303192A (en) | Semiconductor memory device having information indicative of presence of defective memory cell | |
US4899316A (en) | Semiconductor memory device having serial writing scheme | |
JP3048498B2 (ja) | 半導体記憶装置 | |
US4644503A (en) | Computer memory system with integrated parallel shift circuits | |
JPH0240193A (ja) | 半導体記憶装置 | |
EP0324470B1 (en) | Semiconductor memory circuit with improved serial access circuit arrangement | |
US6035381A (en) | Memory device including main memory storage and distinct key storage accessed using only a row address | |
IE53486B1 (en) | Memory | |
JPH01294295A (ja) | パーシャル・ランダム・アクセス・メモリ | |
JP2845187B2 (ja) | 半導体記憶装置 | |
KR100417014B1 (ko) | 메모리 칩 및 데이터 기억 방법 | |
JPH0253878B2 (enrdf_load_stackoverflow) | ||
KR100284715B1 (ko) | 반도체기억장치 | |
JP3469074B2 (ja) | 半導体メモリ装置 | |
JPH0581940B2 (enrdf_load_stackoverflow) | ||
JP2924451B2 (ja) | 半導体メモリ装置 | |
JP3741225B2 (ja) | 半導体記憶装置 | |
JP3139184B2 (ja) | 半導体メモリの自動設計方法 | |
SU1319078A1 (ru) | Запоминающее устройство | |
SU1211737A1 (ru) | Устройство управлени обращением к пам ти | |
JP3267699B2 (ja) | 半導体記憶装置 | |
JP2695265B2 (ja) | マルチポートメモリ | |
KR100200497B1 (ko) | 반도체 메모리장치 | |
JPH04285796A (ja) | 半導体記憶装置 |